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Abstract
In these Annexes, the schemes, the code and the graphs that have been performed in
Matlab-Simulink® are presented.
In Annex A, the simulations performed in the Case 1: Equal proportional gains, using the
multi-terminal HVDC grid deﬁned in Chapter 4 of the Thesis, are presented.
In Annex B, the simulations performed in the Case 2: Diﬀerent proportional gains, using
the multi-terminal HVDC grid deﬁned in Chapter 4 of the Thesis, are presented.
In Annex C, the simulation performed in the Case 3: Disconnection of a WFVSC
converter, using the multi-terminal HVDC grid deﬁned in Chapter 4 of the Thesis, is presented.
In Annex D, the demonstration of the current loop equation and the active power expressions
are presented.
In Annex E, the schemes created using the software Matlab-Simulink® to perform the simulations
are presented. Furthermore, it is explained the function carried out by the speciﬁc blocks used
to create these models.
In Annex F, the computer code written in Matlab® is presented. Sometimes, it has had to do
line breaks in the code pasted from Matlab® due to the margins of the document.
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Annex A
Simulations of Case 1: Equal
proportional gains
The solver chosen for each simulation has been the ode4 (Runge-Kutta) with a ﬁxed-step size of
10−5.
Figure A.1: Conﬁguration parameters of the solver
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A.1 Simulation 1
Simulation 1: KpDC ∈ [0, 1800] with a step of 200. In total 10 simulations for each electrical
magnitude.
A.1.1 Voltages and currents of the multi-terminal HVDC grid
























Figure A.2: Voltage VDC1 from simulation 1 of Case 1
























Figure A.3: Voltage VDC2 from simulation 1 of Case 1
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Figure A.4: Voltage VDC3 from simulation 1 of Case 1
























Figure A.5: Voltage VDC4 from simulation 1 of Case 1
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Figure A.6: Current IDC1 from simulation 1 of Case 1





























Figure A.7: Current IDC2 from simulation 1 of Case 1
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Figure A.8: Current IDC3 from simulation 1 of Case 1




























Figure A.9: Current IDC4 from simulation 1 of Case 1
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A.1.2 Voltages and currents of power converter 1


























Figure A.10: Voltage vlq1 from simulation 1 of Case 1

























Figure A.11: Voltage vld1 from simulation 1 of Case 1
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Figure A.12: Voltage vla1 from simulation 1 of Case 1
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Figure A.13: Voltage vlb1 from simulation 1 of Case 1
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Figure A.14: Voltage vlc1 from simulation 1 of Case 1























Figure A.15: Current iq1 from simulation 1 of Case 1
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Figure A.16: Current id1 from simulation 1 of Case 1
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Figure A.17: Current ia1 from simulation 1 of Case 1
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Figure A.18: Current ib1 from simulation 1 of Case 1
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Figure A.19: Current ic1 from simulation 1 of Case 1
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A.1.3 Voltages and currents of power converter 2


























Figure A.20: Voltage vlq2 from simulation 1 of Case 1

























Figure A.21: Voltage vld2 from simulation 1 of Case 1
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Figure A.22: Voltage vla2 from simulation 1 of Case 1
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Figure A.23: Voltage vlb2 from simulation 1 of Case 1
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Figure A.24: Voltage vlc2 from simulation 1 of Case 1























Figure A.25: Current iq2 from simulation 1 of Case 1
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Figure A.26: Current id2 from simulation 1 of Case 1
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Figure A.27: Current ia2 from simulation 1 of Case 1
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Figure A.28: Current ib2 from simulation 1 of Case 1
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Figure A.29: Current ic2 from simulation 1 of Case 1
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A.2 Simulation 2
Simulation 2: KpDC ∈ [2000, 9000] with a step of 700. In total 11 simulations for each electrical
magnitude.
A.2.1 Voltages and currents of the multi-terminal HVDC grid




























Figure A.30: Voltage VDC1 from simulation 2 of Case 1




























Figure A.31: Voltage VDC2 from simulation 2 of Case 1
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Figure A.32: Voltage VDC3 from simulation 2 of Case 1




























Figure A.33: Voltage VDC4 from simulation 2 of Case 1
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Figure A.34: Current IDC1 from simulation 2 of Case 1






























Figure A.35: Current IDC2 from simulation 2 of Case 1
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Figure A.36: Current IDC3 from simulation 2 of Case 1





























Figure A.37: Current IDC4 from simulation 2 of Case 1
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A.2.2 Voltages and currents of power converter 1



























Figure A.38: Voltage vlq1 from simulation 2 of Case 1

























Figure A.39: Voltage vld1 from simulation 2 of Case 1
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Figure A.40: Voltage vla1 from simulation 2 of Case 1
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Figure A.41: Voltage vlb1 from simulation 2 of Case 1
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Figure A.42: Voltage vlc1 from simulation 2 of Case 1




























Figure A.43: Current iq1 from simulation 2 of Case 1
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Figure A.44: Current id1 from simulation 2 of Case 1
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Figure A.45: Current ia1 from simulation 2 of Case 1
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Figure A.46: Current ib1 from simulation 2 of Case 1
















abcmax = 1340 A
i












Figure A.47: Current ic1 from simulation 2 of Case 1
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A.2.3 Voltages and currents of power converter 2



























Figure A.48: Voltage vlq2 from simulation 2 of Case 1

























Figure A.49: Voltage vld2 from simulation 2 of Case 1
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Figure A.50: Voltage vla2 from simulation 2 of Case 1
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Figure A.51: Voltage vlb2 from simulation 2 of Case 1
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Figure A.52: Voltage vlc2 from simulation 2 of Case 1




























Figure A.53: Current iq2 from simulation 2 of Case 1
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Figure A.54: Current id2 from simulation 2 of Case 1
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Figure A.55: Current ia2 from simulation 2 of Case 1
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Figure A.56: Current ib2 from simulation 2 of Case 1
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Figure A.57: Current ic2 from simulation 2 of Case 1
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A.3 Simulation 3
Simulation 3: KpDC ∈ [10000, 50000] with a step of 5000. In total 9 simulations for each
electrical magnitude.
A.3.1 Voltages and currents of the multi-terminal HVDC grid

























Figure A.58: Voltage VDC1 from simulation 3 of Case 1

























Figure A.59: Voltage VDC2 from simulation 3 of Case 1
Control and Simulation of Power Converters for HVDC grids 47

























Figure A.60: Voltage VDC3 from simulation 3 of Case 1

























Figure A.61: Voltage VDC4 from simulation 3 of Case 1
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Figure A.62: Current IDC1 from simulation 3 of Case 1




























Figure A.63: Current IDC2 from simulation 3 of Case 1
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Figure A.64: Current IDC3 from simulation 3 of Case 1



























Figure A.65: Current IDC4 from simulation 3 of Case 1
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A.3.2 Voltages and currents of power converter 1























Figure A.66: Voltage vlq1 from simulation 3 of Case 1


























Figure A.67: Voltage vld1 from simulation 3 of Case 1
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Figure A.68: Voltage vla1 from simulation 3 of Case 1
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Figure A.69: Voltage vlb1 from simulation 3 of Case 1
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Figure A.70: Voltage vlc1 from simulation 3 of Case 1
























Figure A.71: Current iq1 from simulation 3 of Case 1
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Figure A.72: Current id1 from simulation 3 of Case 1
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Figure A.73: Current ia1 from simulation 3 of Case 1
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Figure A.74: Current ib1 from simulation 3 of Case 1
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Figure A.75: Current ic1 from simulation 3 of Case 1
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A.3.3 Voltages and currents of power converter 2























Figure A.76: Voltage vlq2 from simulation 3 of Case 1


























Figure A.77: Voltage vld2 from simulation 3 of Case 1
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Figure A.78: Voltage vla2 from simulation 3 of Case 1
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Figure A.79: Voltage vlb2 from simulation 3 of Case 1
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Figure A.80: Voltage vlc2 from simulation 3 of Case 1




















Figure A.81: Current iq2 from simulation 3 of Case 1
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Figure A.82: Current id2 from simulation 3 of Case 1
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Figure A.83: Current ia2 from simulation 3 of Case 1
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Figure A.84: Current ib2 from simulation 3 of Case 1














abcmax = 1340 A
i










Figure A.85: Current ic2 from simulation 3 of Case 1
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A.4 Simulation 4
Simulation 4: KpDC ∈ [55000, 150000] with a step of 9500. In total 11 simulations for each
electrical magnitude.
A.4.1 Voltages and currents of the multi-terminal HVDC grid





























Figure A.86: Voltage VDC1 from simulation 4 of Case 1





























Figure A.87: Voltage VDC2 from simulation 4 of Case 1
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Figure A.88: Voltage VDC3 from simulation 4 of Case 1




























Figure A.89: Voltage VDC4 from simulation 4 of Case 1
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Figure A.90: Current IDC1 from simulation 4 of Case 1


























Figure A.91: Current IDC2 from simulation 4 of Case 1
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Figure A.92: Current IDC3 from simulation 4 of Case 1





























Figure A.93: Current IDC4 from simulation 4 of Case 1
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A.4.2 Voltages and currents of power converter 1

























Figure A.94: Voltage vlq1 from simulation 4 of Case 1




























Figure A.95: Voltage vld1 from simulation 4 of Case 1
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Figure A.96: Voltage vla1 from simulation 4 of Case 1
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Figure A.97: Voltage vlb1 from simulation 4 of Case 1
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Figure A.98: Voltage vlc1 from simulation 4 of Case 1






















Figure A.99: Current iq1 from simulation 4 of Case 1
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Figure A.100: Current id1 from simulation 4 of Case 1
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Figure A.101: Current ia1 from simulation 4 of Case 1
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Figure A.102: Current ib1 from simulation 4 of Case 1
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Figure A.103: Current ic1 from simulation 4 of Case 1
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A.4.3 Voltages and currents of power converter 2


























Figure A.104: Voltage vlq2 from simulation 4 of Case 1





























Figure A.105: Voltage vld2 from simulation 4 of Case 1
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Figure A.106: Voltage vla2 from simulation 4 of Case 1
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Figure A.107: Voltage vlb2 from simulation 4 of Case 1
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Figure A.108: Voltage vlc2 from simulation 4 of Case 1






















Figure A.109: Current iq2 from simulation 4 of Case 1
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Figure A.110: Current id2 from simulation 4 of Case 1
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Figure A.111: Current ia2 from simulation 4 of Case 1
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Figure A.112: Current ib2 from simulation 4 of Case 1
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Figure A.113: Current ic2 from simulation 4 of Case 1
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A.5 Simulation 5
Simulation 5: KpDC ∈ [9000, 29000] with a step of 2000. In total 11 simulations for each
electrical magnitude. The maximum admissible values are 10 % higher respect to the nominal
values.
A.5.1 Voltages and currents of the multi-terminal HVDC grid




























Figure A.114: Voltage VDC1 from simulation 5 of Case 1




























Figure A.115: Voltage VDC2 from simulation 5 of Case 1
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Figure A.116: Voltage VDC3 from simulation 5 of Case 1




























Figure A.117: Voltage VDC4 from simulation 5 of Case 1
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Figure A.118: Current IDC1 from simulation 5 of Case 1






























Figure A.119: Current IDC2 from simulation 5 of Case 1
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Figure A.120: Current IDC3 from simulation 5 of Case 1





























Figure A.121: Current IDC4 from simulation 5 of Case 1
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A.5.2 Voltages and currents of power converter 1


























Figure A.122: Voltage vlq1 from simulation 5 of Case 1




























Figure A.123: Voltage vld1 from simulation 5 of Case 1
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Figure A.124: Voltage vla1 from simulation 5 of Case 1
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Figure A.125: Voltage vlb1 from simulation 5 of Case 1
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Figure A.126: Voltage vlc1 from simulation 5 of Case 1






















Figure A.127: Current iq1 from simulation 5 of Case 1
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Figure A.128: Current id1 from simulation 5 of Case 1
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Figure A.129: Current ia1 from simulation 5 of Case 1
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Figure A.130: Current ib1 from simulation 5 of Case 1
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Figure A.131: Current ic1 from simulation 5 of Case 1
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A.5.3 Voltages and currents of power converter 2


























Figure A.132: Voltage vlq2 from simulation 5 of Case 1




























Figure A.133: Voltage vld2 from simulation 5 of Case 1
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Figure A.134: Voltage vla2 from simulation 5 of Case 1
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Figure A.135: Voltage vlb2 from simulation 5 of Case 1
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Figure A.136: Voltage vlc2 from simulation 5 of Case 1






















Figure A.137: Current iq2 from simulation 5 of Case 1
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Figure A.138: Current id2 from simulation 5 of Case 1
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Figure A.139: Current ia2 from simulation 5 of Case 1
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Figure A.140: Current ib2 from simulation 5 of Case 1
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Figure A.141: Current ic2 from simulation 5 of Case 1
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Annex B
Simulations of Case 2: Diﬀerent
proportional gains
The solver chosen for each simulation has been the ode4 (Runge-Kutta) with a ﬁxed-step size of
10−5.
Figure B.1: Conﬁguration parameters of the solver
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B.1 Simulation 1
Simulation 1: KpDC ∈ [200, 1800] with a step of 200. In total 99 simulations for each electrical
magnitude.
B.1.1 Voltages and currents of the multi-terminal HVDC grid





















Figure B.2: Admissibility graph of voltage VDC1 from simulation 1 of Case 2





















Figure B.3: Admissibility graph of voltage VDC2 from simulation 1 of Case 2
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Figure B.4: Admissibility graph of voltage VDC3 from simulation 1 of Case 2





















Figure B.5: Admissibility graph of voltage VDC4 from simulation 1 of Case 2
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Figure B.6: Admissibility graph of current IDC1 from simulation 1 of Case 2























Figure B.7: Admissibility graph of current IDC2 from simulation 1 of Case 2
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Figure B.8: Admissibility graph of current IDC3 from simulation 1 of Case 2























Figure B.9: Admissibility graph of current IDC4 from simulation 1 of Case 2
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B.1.2 Voltages and currents of power converter 1























Figure B.10: Admissibility graph of voltage vla1 from simulation 1 of Case 2























Figure B.11: Admissibility graph of voltage vlb1 from simulation 1 of Case 2
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Figure B.12: Admissibility graph of voltage vlc1 from simulation 1 of Case 2
























Figure B.13: Admissibility graph of current ia1 from simulation 1 of Case 2
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Figure B.14: Admissibility graph of current ib1 from simulation 1 of Case 2
























Figure B.15: Admissibility graph of current ic1 from simulation 1 of Case 2
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B.1.3 Voltages and currents of power converter 2























Figure B.16: Admissibility graph of voltage vla2 from simulation 1 of Case 2























Figure B.17: Admissibility graph of voltage vlb2 from simulation 1 of Case 2
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Figure B.18: Admissibility graph of voltage vlc2 from simulation 1 of Case 2
























Figure B.19: Admissibility graph of current ia2 from simulation 1 of Case 2
Control and Simulation of Power Converters for HVDC grids 99























Figure B.20: Admissibility graph of current ib2 from simulation 1 of Case 2
























Figure B.21: Admissibility graph of current ic2 from simulation 1 of Case 2
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B.2 Simulation 2
Simulation 2: KpDC ∈ [2000, 10000] with a step of 1000. In total 99 simulations for each
electrical magnitude.
B.2.1 Voltages and currents of the multi-terminal HVDC grid






















Figure B.22: Admissibility graph of voltage VDC1 from simulation 2 of Case 2






















Figure B.23: Admissibility graph of voltage VDC2 from simulation 2 of Case 2
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Figure B.24: Admissibility graph of voltage VDC3 from simulation 2 of Case 2






















Figure B.25: Admissibility graph of voltage VDC4 from simulation 2 of Case 2
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Figure B.26: Admissibility graph of current IDC1 from simulation 2 of Case 2
























Figure B.27: Admissibility graph of current IDC2 from simulation 2 of Case 2
Control and Simulation of Power Converters for HVDC grids 103
























Figure B.28: Admissibility graph of current IDC3 from simulation 2 of Case 2
























Figure B.29: Admissibility graph of current IDC4 from simulation 2 of Case 2
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B.2.2 Voltages and currents of power converter 1
























Figure B.30: Admissibility graph of voltage vla1 from simulation 2 of Case 2
























Figure B.31: Admissibility graph of voltage vlb1 from simulation 2 of Case 2
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Figure B.32: Admissibility graph of voltage vlc1 from simulation 2 of Case 2

























Figure B.33: Admissibility graph of current ia1 from simulation 2 of Case 2
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Figure B.34: Admissibility graph of current ib1 from simulation 2 of Case 2

























Figure B.35: Admissibility graph of current ic1 from simulation 2 of Case 2
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B.2.3 Voltages and currents of power converter 2
























Figure B.36: Admissibility graph of voltage vla2 from simulation 2 of Case 2
























Figure B.37: Admissibility graph of voltage vlb2 from simulation 2 of Case 2
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Figure B.38: Admissibility graph of voltage vlc2 from simulation 2 of Case 2

























Figure B.39: Admissibility graph of current ia2 from simulation 2 of Case 2
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Figure B.40: Admissibility graph of current ib2 from simulation 2 of Case 2

























Figure B.41: Admissibility graph of current ic2 from simulation 2 of Case 2
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B.3 Simulation 3
Simulation 3: KpDC ∈ [11000, 70000] with a step of 5900. In total 121 simulations for each
electrical magnitude.
B.3.1 Voltages and currents of the multi-terminal HVDC grid





















Figure B.42: Admissibility graph of voltage VDC1 from simulation 3 of Case 2





















Figure B.43: Admissibility graph of voltage VDC2 from simulation 3 of Case 2
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Figure B.44: Admissibility graph of voltage VDC3 from simulation 3 of Case 2






















Figure B.45: Admissibility graph of voltage VDC4 from simulation 3 of Case 2
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Figure B.46: Admissibility graph of current IDC1 from simulation 3 of Case 2






















Figure B.47: Admissibility graph of current IDC2 from simulation 3 of Case 2
Control and Simulation of Power Converters for HVDC grids 113






















Figure B.48: Admissibility graph of current IDC3 from simulation 3 of Case 2





















Figure B.49: Admissibility graph of current IDC4 from simulation 3 of Case 2
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B.3.2 Voltages and currents of power converter 1






















Figure B.50: Admissibility graph of voltage vla1 from simulation 3 of Case 2






















Figure B.51: Admissibility graph of voltage vlb1 from simulation 3 of Case 2
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Figure B.52: Admissibility graph of voltage vlc1 from simulation 3 of Case 2























Figure B.53: Admissibility graph of current ia1 from simulation 3 of Case 2
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Figure B.54: Admissibility graph of current ib1 from simulation 3 of Case 2






















Figure B.55: Admissibility graph of current ic1 from simulation 3 of Case 2
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B.3.3 Voltages and currents of power converter 2






















Figure B.56: Admissibility graph of voltage vla2 from simulation 3 of Case 2






















Figure B.57: Admissibility graph of voltage vlb2 from simulation 3 of Case 2
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Figure B.58: Admissibility graph of voltage vlc2 from simulation 3 of Case 2























Figure B.59: Admissibility graph of current ia2 from simulation 3 of Case 2
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Figure B.60: Admissibility graph of current ib2 from simulation 3 of Case 2























Figure B.61: Admissibility graph of current ic2 from simulation 3 of Case 2
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B.4 Simulation 4
Simulation 4: KpDC ∈ [75000, 150000] with a step of 7500. In total 121 simulations for each
electrical magnitude.
B.4.1 Voltages and currents of the multi-terminal HVDC grid
















Figure B.62: Admissibility graph of voltage VDC1 from simulation 4 of Case 2
















Figure B.63: Admissibility graph of voltage VDC2 from simulation 4 of Case 2
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Figure B.64: Admissibility graph of voltage VDC3 from simulation 4 of Case 2

















Figure B.65: Admissibility graph of voltage VDC4 from simulation 4 of Case 2
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Figure B.66: Admissibility graph of current IDC1 from simulation 4 of Case 2


















Figure B.67: Admissibility graph of current IDC2 from simulation 4 of Case 2
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Figure B.68: Admissibility graph of current IDC3 from simulation 4 of Case 2


















Figure B.69: Admissibility graph of current IDC4 from simulation 4 of Case 2
124 Control and Simulation of Power Converters for HVDC Grids
B.4.2 Voltages and currents of power converter 1


















Figure B.70: Admissibility graph of voltage vla1 from simulation 4 of Case 2


















Figure B.71: Admissibility graph of voltage vlb1 from simulation 4 of Case 2
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Figure B.72: Admissibility graph of voltage vlc1 from simulation 4 of Case 2



















Figure B.73: Admissibility graph of current ia1 from simulation 4 of Case 2
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Figure B.74: Admissibility graph of current ib1 from simulation 4 of Case 2



















Figure B.75: Admissibility graph of current ic1 from simulation 4 of Case 2
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B.4.3 Voltages and currents of power converter 2


















Figure B.76: Admissibility graph of voltage vla2 from simulation 4 of Case 2


















Figure B.77: Admissibility graph of voltage vlb2 from simulation 4 of Case 2
128 Control and Simulation of Power Converters for HVDC Grids


















Figure B.78: Admissibility graph of voltage vlc2 from simulation 4 of Case 2



















Figure B.79: Admissibility graph of current ia2 from simulation 4 of Case 2
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Figure B.80: Admissibility graph of current ib2 from simulation 4 of Case 2



















Figure B.81: Admissibility graph of current ic2 from simulation 4 of Case 2
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B.5 Simulation 5
Simulation 5: KpDC ∈ [200, 1800] with a step of 200. In total 99 simulations for each electrical
magnitude. The maximum admissible values are 10 % higher respect to the nominal values.
B.5.1 Voltages and currents of the multi-terminal HVDC grid





















Figure B.82: Admissibility graph of voltage VDC1 from simulation 5 of Case 2





















Figure B.83: Admissibility graph of voltage VDC2 from simulation 5 of Case 2
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Figure B.84: Admissibility graph of voltage VDC3 from simulation 5 of Case 2





















Figure B.85: Admissibility graph of voltage VDC4 from simulation 5 of Case 2
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Figure B.86: Admissibility graph of current IDC1 from simulation 5 of Case 2























Figure B.87: Admissibility graph of current IDC2 from simulation 5 of Case 2
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Figure B.88: Admissibility graph of current IDC3 from simulation 5 of Case 2























Figure B.89: Admissibility graph of current IDC4 from simulation 5 of Case 2
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B.5.2 Voltages and currents of power converter 1























Figure B.90: Admissibility graph of voltage vla1 from simulation 5 of Case 2























Figure B.91: Admissibility graph of voltage vlb1 from simulation 5 of Case 2
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Figure B.92: Admissibility graph of voltage vlc1 from simulation 5 of Case 2
























Figure B.93: Admissibility graph of current ia1 from simulation 5 of Case 2
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Figure B.94: Admissibility graph of current ib1 from simulation 5 of Case 2
























Figure B.95: Admissibility graph of current ic1 from simulation 5 of Case 2
Control and Simulation of Power Converters for HVDC grids 137
B.5.3 Voltages and currents of power converter 2























Figure B.96: Admissibility graph of voltage vla2 from simulation 5 of Case 2























Figure B.97: Admissibility graph of voltage vlb2 from simulation 5 of Case 2
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Figure B.98: Admissibility graph of voltage vlc2 from simulation 5 of Case 2
























Figure B.99: Admissibility graph of current ia2 from simulation 5 of Case 2
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Figure B.100: Admissibility graph of current ib2 from simulation 5 of Case 2
























Figure B.101: Admissibility graph of current ic2 from simulation 5 of Case 2
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B.6 Simulation 6
Simulation 6: KpDC ∈ [2000, 10000] with a step of 1000. In total 99 simulations for each
electrical magnitude. The maximum admissible values are 10 % higher respect to the nominal
values.
B.6.1 Voltages and currents of the multi-terminal HVDC grid






















Figure B.102: Admissibility graph of voltage VDC1 from simulation 6 of Case 2






















Figure B.103: Admissibility graph of voltage VDC2 from simulation 6 of Case 2
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Figure B.104: Admissibility graph of voltage VDC3 from simulation 6 of Case 2






















Figure B.105: Admissibility graph of voltage VDC4 from simulation 6 of Case 2
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Figure B.106: Admissibility graph of current IDC1 from simulation 6 of Case 2
























Figure B.107: Admissibility graph of current IDC2 from simulation 6 of Case 2
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Figure B.108: Admissibility graph of current IDC3 from simulation 6 of Case 2
























Figure B.109: Admissibility graph of current IDC4 from simulation 6 of Case 2
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B.6.2 Voltages and currents of power converter 1
























Figure B.110: Admissibility graph of voltage vla1 from simulation 6 of Case 2
























Figure B.111: Admissibility graph of voltage vlb1 from simulation 6 of Case 2
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Figure B.112: Admissibility graph of voltage vlc1 from simulation 6 of Case 2

























Figure B.113: Admissibility graph of current ia1 from simulation 6 of Case 2
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Figure B.114: Admissibility graph of current ib1 from simulation 6 of Case 2

























Figure B.115: Admissibility graph of current ic1 from simulation 6 of Case 2
Control and Simulation of Power Converters for HVDC grids 147
B.6.3 Voltages and currents of power converter 2
























Figure B.116: Admissibility graph of voltage vla2 from simulation 6 of Case 2
























Figure B.117: Admissibility graph of voltage vlb2 from simulation 6 of Case 2
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Figure B.118: Admissibility graph of voltage vlc2 from simulation 6 of Case 2

























Figure B.119: Admissibility graph of current ia2 from simulation 6 of Case 2
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Figure B.120: Admissibility graph of current ib2 from simulation 6 of Case 2

























Figure B.121: Admissibility graph of current ic2 from simulation 6 of Case 2
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B.7 Simulation 7
Simulation 7: KpDC ∈ [11000, 70000] with a step of 5900. In total 121 simulations for each
electrical magnitude. The maximum admissible values are 10 % higher respect to the nominal
values.
B.7.1 Voltages and currents of the multi-terminal HVDC grid






















Figure B.122: Admissibility graph of voltage VDC1 from simulation 7 of Case 2






















Figure B.123: Admissibility graph of voltage VDC2 from simulation 7 of Case 2
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Figure B.124: Admissibility graph of voltage VDC3 from simulation 7 of Case 2






















Figure B.125: Admissibility graph of voltage VDC4 from simulation 7 of Case 2
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Figure B.126: Admissibility graph of current IDC1 from simulation 7 of Case 2






















Figure B.127: Admissibility graph of current IDC2 from simulation 7 of Case 2
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Figure B.128: Admissibility graph of current IDC3 from simulation 7 of Case 2






















Figure B.129: Admissibility graph of current IDC4 from simulation 7 of Case 2
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B.7.2 Voltages and currents of power converter 1





















Figure B.130: Admissibility graph of voltage vla1 from simulation 7 of Case 2





















Figure B.131: Admissibility graph of voltage vlb1 from simulation 7 of Case 2
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Figure B.132: Admissibility graph of current vlc1 from simulation 7 of Case 2























Figure B.133: Admissibility graph of current ia1 from simulation 7 of Case 2
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Figure B.134: Admissibility graph of current ib1 from simulation 7 of Case 2























Figure B.135: Admissibility graph of current ic1 from simulation 7 of Case 2
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B.7.3 Voltages and currents of power converter 2






















Figure B.136: Admissibility graph of voltage vla2 from simulation 7 of Case 2






















Figure B.137: Admissibility graph of voltage vlb2 from simulation 7 of Case 2
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Figure B.138: Admissibility graph of voltage vlc2 from simulation 7 of Case 2






















Figure B.139: Admissibility graph of current ia2 from simulation 7 of Case 2
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Figure B.140: Admissibility graph of current ib2 from simulation 7 of Case 2






















Figure B.141: Admissibility graph of current ic2 from simulation 7 of Case 2
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B.8 Simulation 8
Simulation 8: KpDC ∈ [75000, 150000] with a step of 7500. In total 121 simulations for each
electrical magnitude. The maximum admissible values are 10 % higher respect to the nominal
values.
B.8.1 Voltages and currents of the multi-terminal HVDC grid
















Figure B.142: Admissibility graph of voltage VDC1 from simulation 8 of Case 2
















Figure B.143: Admissibility graph of voltage VDC2 from simulation 8 of Case 2
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Figure B.144: Admissibility graph of voltage VDC3 from simulation 8 of Case 2
















Figure B.145: Admissibility graph of voltage VDC4 from simulation 8 of Case 2
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Figure B.146: Admissibility graph of current IDC1 from simulation 8 of Case 2


















Figure B.147: Admissibility graph of current IDC2 from simulation 8 of Case 2
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Figure B.148: Admissibility graph of current IDC3 from simulation 8 of Case 2


















Figure B.149: Admissibility graph of current IDC4 from simulation 8 of Case 2
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B.8.2 Voltages and currents of power converter 1

















Figure B.150: Admissibility graph of voltage vla1 from simulation 8 of Case 2

















Figure B.151: Admissibility graph of voltage vlb1 from simulation 8 of Case 2
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Figure B.152: Admissibility graph of voltage vlc1 from simulation 8 of Case 2



















Figure B.153: Admissibility graph of current ia1 from simulation 8 of Case 2
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Figure B.154: Admissibility graph of current ib1 from simulation 8 of Case 2



















Figure B.155: Admissibility graph of current ic1 from simulation 8 of Case 2
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B.8.3 Voltages and currents of power converter 2


















Figure B.156: Admissibility graph of voltage vla2 from simulation 8 of Case 2


















Figure B.157: Admissibility graph of voltage vlb2 from simulation 8 of Case 2
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Figure B.158: Admissibility graph of voltage vlc2 from simulation 8 of Case 2



















Figure B.159: Admissibility graph of current ia2 from simulation 8 of Case 2
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Figure B.160: Admissibility graph of current ib2 from simulation 8 of Case 2



















Figure B.161: Admissibility graph of current ic2 from simulation 8 of Case 2
170 Control and Simulation of Power Converters for HVDC Grids
B.9 Simulation 9
Simulation 9: KpDC ∈ [11000, 70000] with a step of 5900. The parameter α is varied between 0
and 1 with a step of 0.05. In total 231 simulations for each electrical magnitude. The maximum
admissible values are 10 % higher respect to the nominal values.
B.9.1 Voltages and currents of the multi-terminal HVDC grid






















Figure B.162: Admissibility graph of voltage VDC1 from simulation 9 of Case 2






















Figure B.163: Admissibility graph of voltage VDC2 from simulation 9 of Case 2
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Figure B.164: Admissibility graph of voltage VDC3 from simulation 9 of Case 2






















Figure B.165: Admissibility graph of voltage VDC4 from simulation 9 of Case 2
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Figure B.166: Admissibility graph of current IDC1 from simulation 9 of Case 2






















Figure B.167: Admissibility graph of current IDC2 from simulation 9 of Case 2
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Figure B.168: Admissibility graph of current IDC3 from simulation 9 of Case 2






















Figure B.169: Admissibility graph of current IDC4 from simulation 9 of Case 2
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B.9.2 Voltages and currents of power converter 1






















Figure B.170: Admissibility graph of voltage vla1 from simulation 9 of Case 2






















Figure B.171: Admissibility graph of voltage vlb1 from simulation 9 of Case 2
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Figure B.172: Admissibility graph of voltage vlc1 from simulation 9 of Case 2























Figure B.173: Admissibility graph of current ia1 from simulation 9 of Case 2
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Figure B.174: Admissibility graph of current ib1 from simulation 9 of Case 2























Figure B.175: Admissibility graph of current ic1 from simulation 9 of Case 2
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B.9.3 Voltages and currents of power converter 2






















Figure B.176: Admissibility graph of voltage vla2 from simulation 9 of Case 2






















Figure B.177: Admissibility graph of voltage vlb2 from simulation 9 of Case 2
178 Control and Simulation of Power Converters for HVDC Grids






















Figure B.178: Admissibility graph of voltage vlc2 from simulation 9 of Case 2























Figure B.179: Admissibility graph of current ia2 from simulation 9 of Case 2
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Figure B.180: Admissibility graph of current ib2 from simulation 9 of Case 2























Figure B.181: Admissibility graph of current ic2 from simulation 9 of Case 2
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B.10 Simulation 10
Simulation 10: KpDC2 ∈ [10368.42, 27368.42] with a step of 1700 and KpDC1 ∈ [12200, 31200]
with a step of 1900. In total 11 simulations for each electrical magnitude. The maximum
admissible values are 10 % higher respect to the nominal values.
B.10.1 Voltages and currents of the multi-terminal HVDC grid






















Figure B.182: Admissibility graph of voltage VDC1 from simulation 10 of Case 2






















Figure B.183: Admissibility graph of voltage VDC2 from simulation 10 of Case 2
Control and Simulation of Power Converters for HVDC grids 181






















Figure B.184: Admissibility graph of voltage VDC3 from simulation 10 of Case 2






















Figure B.185: Admissibility graph of voltage VDC4 from simulation 10 of Case 2
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Figure B.186: Admissibility graph of current IDC1 from simulation 10 of Case 2






















Figure B.187: Admissibility graph of current IDC2 from simulation 10 of Case 2
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Figure B.188: Admissibility graph of current IDC3 from simulation 10 of Case 2






















Figure B.189: Admissibility graph of current IDC4 from simulation 10 of Case 2
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B.10.2 Voltages and currents of power converter 1






















Figure B.190: Admissibility graph of voltage vla1 from simulation 10 of Case 2






















Figure B.191: Admissibility graph of voltage vlb1 from simulation 10 of Case 2
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Figure B.192: Admissibility graph of voltage vlc1 from simulation 10 of Case 2























Figure B.193: Admissibility graph of current ia1 from simulation 10 of Case 2
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Figure B.194: Admissibility graph of current ib1 from simulation 10 of Case 2























Figure B.195: Admissibility graph of current ic1 from simulation 10 of Case 2
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B.10.3 Voltages and currents of power converter 2






















Figure B.196: Admissibility graph of voltage vla2 from simulation 10 of Case 2






















Figure B.197: Admissibility graph of voltage vlb2 from simulation 10 of Case 2
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Figure B.198: Admissibility graph of voltage vlc2 from simulation 10 of Case 2























Figure B.199: Admissibility graph of current ia2 from simulation 10 of Case 2
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Figure B.200: Admissibility graph of current ib2 from simulation 10 of Case 2























Figure B.201: Admissibility graph of current ic2 from simulation 10 of Case 2
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B.11 Simulation 11
Simulation 11: KpDC ∈ [18000, 58000] with a step of 4000. Therefore, KpDC2 ∈ [9000, 29000]
and KpDC1 ∈ [9000, 29000] with a step of 2000. In total 11 simulations for each electrical
magnitude. The maximum admissible values are 10 % higher respect to the nominal values.
B.11.1 Voltages and currents of the multi-terminal HVDC grid


















Figure B.202: Admissibility graph of voltage VDC1 from simulation 11 of Case 2


















Figure B.203: Admissibility graph of voltage VDC2 from simulation 11 of Case 2
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Figure B.204: Admissibility graph of voltage VDC3 from simulation 11 of Case 2


















Figure B.205: Admissibility graph of voltage VDC4 from simulation 11 of Case 2
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Figure B.206: Admissibility graph of current IDC1 from simulation 11 of Case 2


















Figure B.207: Admissibility graph of current IDC2 from simulation 11 of Case 2
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Figure B.208: Admissibility graph of current IDC3 from simulation 11 of Case 2


















Figure B.209: Admissibility graph of current IDC4 from simulation 11 of Case 2
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B.11.2 Voltages and currents of power converter 1


















Figure B.210: Admissibility graph of voltage vla1 from simulation 11 of Case 2


















Figure B.211: Admissibility graph of voltage vlb1 from simulation 11 of Case 2
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Figure B.212: Admissibility graph of voltage vlc1 from simulation 11 of Case 2



















Figure B.213: Admissibility graph of current ia1 from simulation 11 of Case 2
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Figure B.214: Admissibility graph of current ib1 from simulation 11 of Case 2



















Figure B.215: Admissibility graph of current ic1 from simulation 11 of Case 2
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B.11.3 Voltages and currents of power converter 2


















Figure B.216: Admissibility graph of voltage vla2 from simulation 11 of Case 2


















Figure B.217: Admissibility graph of voltage vlb2 from simulation 11 of Case 2
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Figure B.218: Admissibility graph of voltage vlc2 from simulation 11 of Case 2



















Figure B.219: Admissibility graph of current ia2 from simulation 11 of Case 2
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Figure B.220: Admissibility graph of current ib2 from simulation 11 of Case 2



















Figure B.221: Admissibility graph of current ic2 from simulation 11 of Case 2
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Annex C
Simulations of Case 3: Disconnection of
a WFVSC converter
The solver chosen for each simulation has been the ode4 (Runge-Kutta) with a ﬁxed-step size of
10−5.
Figure C.1: Conﬁguration parameters of the solver
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C.1 Simulation 1
Simulation 1: KpDC ∈ [10000, 50000] with a step of 5000. In total 9 simulations for each
electrical magnitude.
C.1.1 Voltages and currents of the multi-terminal HVDC grid


























Figure C.2: Voltage VDC1 from simulation 1 of Case 3


























Figure C.3: Voltage VDC2 from simulation 1 of Case 3
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Figure C.4: Voltage VDC3 from simulation 1 of Case 3


























Figure C.5: Voltage VDC4 from simulation 1 of Case 3
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Figure C.6: Current IDC1 from simulation 1 of Case 3




























Figure C.7: Current IDC2 from simulation 1 of Case 3
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Figure C.8: Current IDC3 from simulation 1 of Case 3



























Figure C.9: Current IDC4 from simulation 1 of Case 3
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C.1.2 Voltages and currents of power converter 1

























Figure C.10: Voltage vlq1 from simulation 1 of Case 3

























Figure C.11: Voltage vld1 from simulation 1 of Case 3
Control and Simulation of Power Converters for HVDC grids 207














vlabcmax = 274 kV










Figure C.12: Voltage vla1 from simulation 1 of Case 3
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Figure C.13: Voltage vlb1 from simulation 1 of Case 3
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Figure C.14: Voltage vlc1 from simulation 1 of Case 3
























Figure C.15: Current iq1 from simulation 1 of Case 3
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Figure C.16: Current id1 from simulation 1 of Case 3
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Figure C.17: Current ia1 from simulation 1 of Case 3
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Figure C.18: Current ib1 from simulation 1 of Case 3
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Figure C.19: Current ic1 from simulation 1 of Case 3
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C.1.3 Voltages and currents of power converter 2



























Figure C.20: Voltage vlq2 from simulation 1 of Case 3



























Figure C.21: Voltage vld2 from simulation 1 of Case 3
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vlabcmax = 274 kV










Figure C.22: Voltage vla2 from simulation 1 of Case 3
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Figure C.23: Voltage vlb2 from simulation 1 of Case 3
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Figure C.24: Voltage vlc2 from simulation 1 of Case 3
























Figure C.25: Current iq2 from simulation 1 of Case 3
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Figure C.26: Current id2 from simulation 1 of Case 3
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Figure C.27: Current ia2 from simulation 1 of Case 3
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Figure C.28: Current ib2 from simulation 1 of Case 3
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Figure C.29: Current ic2 from simulation 1 of Case 3
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Annex D
Mathematical expressions
D.1 Demonstration of the current loop equation
In this Annex is going to demonstrate to pass from D.1 to D.2.
vzqd0 − vlqd0 =
rl 0 00 rl 0
0 0 rl
 iqd0 + T (θ)






















rl ll · ω

















First of all, it is known that one matrix multiplied by its inverse results in the identity matrix
(A ·A−1 = I). Therefore:
T (θ)





ll 0 00 ll 0
0 0 ll











It is going to resolve the following:
T (θ)
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Substituting D.5 and D.7 in D.4 and operating, it is obtained:
T (θ)





a11 a12 a13a21 a22 a23
a31 a32 a33
 (D.8)
It is important to remark that θ˙ = ω because the time derivative of the angle is the angular
velocity. The terms of this matrix are presented in continuation:
a11 = −2
3
· ll · ω ·
(
cos (θ) · sin (θ) + cos
(

























· ll · ω ·
(
cos (θ)2 + cos
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· ll · ω ·
(
sin (θ)2 + sin
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· ll · ω ·
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cos (θ) · sin (θ) + cos
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· ll · ω ·
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cos (θ) + cos
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Before simplifying these terms, in continuation the relationships between the cosine and the sine
are presented:
cos (α+ β) = cos(α) · cos(β) − sin(α) · sin(β)
cos (α− β) = cos(α) · cos(β) + sin(α) · sin(β)
sin (α+ β) = sin(α) · cos(β) + cos(α) · sin(β)
sin (α− β) = sin(α) · cos(β) − cos(α) · sin(β)




θ − 2 · pi
3
)





















θ − 2 · pi
3
)













































































cos (θ)2 − 2 · cos(θ) · sin(θ) ·
√













cos (θ)2 + 2 · cos(θ) · sin(θ) ·
√












sin (θ)2 + 2 · cos(θ) · sin(θ) ·
√













sin (θ)2 − 2 · cos(θ) · sin(θ) ·
√
3 + cos (θ)2 · 3
)
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− 3 · cos (θ) · sin (θ)
4
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= ll · ω
The useful property is:
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= − a11 = 0
a31 = −1
3
· ll · ω ·
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sin (θ) + sin
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The matrix D.8 obtained is:  0 ll · ω 0−ll · ω 0 0
0 0 0
 (D.9)
The resolution of the system D.1, substituting D.3 and D.9, is the following:
vzqd0 − vlqd0 =
rl 0 00 rl 0
0 0 rl
 iqd0 +
 0 ll · ω 0−ll · ω 0 0
0 0 0
 iqd0 +





After that, eliminating the zero sequence (3rd component) and adding up the terms of iqd0, the











rl ll · ω

















D.2 Active power expressions
The more common expression of the active power in a three phase system is the following:
P = 3 · Vneutral−phase · IRMS = 3 · Vfn · IRMS (D.12)
This expression is adding up the power of each phase. Furthermore, the active power expression
presented has more equivalences:




3 · Uab · IRMS (D.13)
It must be taken into account the following:
vzq = Vfn ·
√
2 (D.14)
Ipeak = IRMS ·
√
2 (D.15)
With these expressions, it is possible to obtain the next relationship, when vzd = 0:







· vzq · Ipeak = 3
2
· vzq · iq (D.16)

Control and Simulation of Power Converters for HVDC grids 223
Annex E
Matlab-Simulink®
E.1 Simulation of the VSC converter with the DC side modelled
as a voltage source
Figure E.1: General scheme in Simulink of VSC with the DC side modelled as a voltage source
In the next subsections, it is presented the modeling of the VSC control parts separately and the
modeling of the grid. Also, other blocks used in calculations are presented.
E.1.1 Modeling of the VSC converter
Here it is presented the VSC converter without its control parts.
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Figure E.2: Modeling of the VSC converter without its control parts
E.1.2 Phase Locked-Loop (PLL)
Figure E.3: Modeling of the Phase Locked-Loop
E.1.3 Park Transformation
Figure E.4: Matrix of Park transformation
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Figure E.5: Modeling of the current loop
E.1.4 Current loop
E.1.5 Calculation of iqd currents for the current loop
Figure E.6: Calculation of iqd currents
E.1.6 Module between the converter and the current loop
Figure E.7: Modeling of the module
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E.1.7 The anti-transformed of Park
Figure E.8: The matrix of the anti-transformed Park
E.1.8 Calculation of the active power
Figure E.9: Active power
E.1.9 Calculation of the reactive power
Figure E.10: Reactive power
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E.1.10 Modeling of the grid
Figure E.11: Block of the grid
Figure E.12: Modeling of the grid. Inside of the block of the grid
The gain block represents the peak voltage of the phase-neutral voltage. These voltages of a
trifasic system are:

























where ω is the velocity angular of the grid and in this case is ω = 2 ·pi ·50 (50 Hz is the frequency)
and the angle of the grid is θ = ω · t where t is the simulation's time. The integral of ω is θ,
therefore in Laplace's domain it is necessary an integrator 1/s.
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E.2 Simulation of the VSC converter with the DC side modelled
as a current source and a capacitor
Figure E.13: General scheme in Simulink of VSC with the DC side modelled as a current source
and a capacitor
All the VSC control parts are the same that in the section before. Therefore, in continuation
only is presented the modeling of the DC side and the DC voltage regulator that it is not in the
section before.
E.2.1 Modeling of the DC side
Figure E.14: Modeling of the DC side
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E.2.2 DC voltage regulator
Figure E.15: DC voltage regulator
E.3 Simulation of the multi-terminal HVDC grid
Figure E.16: Modeling of the multi-terminal HVDC grid part 1
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Figure E.17: Modeling of the multi-terminal HVDC grid part 2
E.3.1 DC voltage regulator of the multi-terminal HVDC grid
Figure E.18: DC voltage regulator of the multi-terminal HVDC grid
E.4 Blocks used in the modelings
Continuous powergui
Figure E.19: Continuous powergui
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This block serves to deﬁne the conditions of the simulation. Without this block it is impossible
to simulate and when the button Run is clicked, the simulation does not start. It is found in the
library Simscape/Power Systems/Specialized Technology/Fundamental blocks.
Clock
Figure E.20: Clock
This block displays and provides simulation time. The Clock block outputs the current simulation
time at each simulation step and it is useful for other blocks that need the simulation time. It is
found in the library Simulink/Sources.
Controlled voltage source
Figure E.21: Controlled voltage source
The Controlled Voltage Source block converts the Simulink input signal into an equivalent voltage
source. The generated voltage is driven by the input signal of the block. It is possible to initialize
the Controlled Voltage Source block with a speciﬁc AC or DC voltage. To start the simulation
in steady state, the Simulink input must be connected to a signal starting as a sinusoidal or
DC waveform corresponding to the initial values. It is found in the library Simscape/Power
Systems/Specialized Technology/Fundamental blocks/Electrical sources.
Voltage measurement
Figure E.22: Voltage measurement
The Voltage Measurement block measures the instantaneous voltage between two electric nodes.
The output provides a Simulink signal that can be used by other Simulink blocks. It is found in
the library Simscape/Power Systems/Specialized Technology/Fundamental blocks/Measurements.
Current measurement
The Current Measurement block is used to measure the instantaneous current ﬂowing in any
electrical block or connection line. The Simulink output provides a Simulink signal that can be
232 Control and Simulation of Power Converters for HVDC Grids
Figure E.23: Current measurement
used by other Simulink blocks. It is found in the library Simscape/Power Systems/Specialized
Technology/Fundamental blocks/Measurements.
To workspace
Figure E.24: To workspace
The To Workspace block inputs a signal and writes the signal data to a workspace. During
the simulation, the block writes data to an internal buﬀer. When the simulation is completed
or paused, that data is written to the workspace. Data is not available until the simulation is
stopped or paused. The example of the Figure E.24 is the voltage in the oﬀshore wind farm
DC side written in workspace by the software with the calculations. This block is found in the
library Simulink/Sinks.
From workspace
Figure E.25: From workspace
The From Workspace block reads signal data from a workspace and outputs the data as a signal.
The example of the Figure E.25 is the active power in function of the time written in workspace
and this data is read by the software to output a signal. This block is found in the library
Simulink/Sources.
Goto
The Goto block passes its input to its corresponding From blocks. The input can be a real- or
complex-valued signal or vector of any data type. From and Goto blocks allow you to pass a
signal from one block to another without actually connecting them. These blocks are very useful
to reduce the space of the scheme and to avoid to connect a lot of blocks with a high quantity
of lines. The Goto block is found in the library Simulink/Signal Routing.




The From block accepts a signal from a corresponding Goto block, then passes it as output.
The data type of the output is the same as that of the input from the Goto block. From and
Goto blocks allow you to pass a signal from one block to another without actually connecting
them. To associate a Goto block with a From block, enter the Goto block's tag in the Goto Tag
parameter. The From block is found in the library Simulink/Signal Routing.
Matrix concatenate
Figure E.28: Concatenation block
The Concatenate block concatenates the signals at its inputs to create an output signal whose
elements reside in contiguous locations in memory. The Concatenate block operates in either
vector or multidimensional array concatenation mode, depending on the setting of its Mode
parameter. In either case, the block concatenates the inputs from the top to bottom, or left to
right, input ports.
In vector mode, all input signals must be either vectors or row vectors [1xM matrices] or column
vectors [Mx1 matrices] or a combination of vectors and either row or column vectors. The output
is a vector if all inputs are vectors. The output is a row or column vector if any of the inputs
are row or column vectors, respectively.
Multidimensional array mode accepts vectors and arrays of any size. It assumes that the trailing
dimensions are all ones for input signals with lower dimensionality. For example, if the output is
4-D and the input is [2x3] (2-D) this block treats the input as [2x3x1x1]. The output is always
an array. The block's Concatenate dimension parameter allows to specify the output dimension
along which the block concatenates its input arrays.
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This block is found in the library Simulink/Math Operations.
Mux block
Figure E.29: Mux block
The Mux block combines its inputs into a single vector output. An input can be a scalar or
vector signal. All inputs must be of the same data type and numeric type. The elements of the
vector output signal take their order from the top to bottom, or left to right, input port signals.
This block is found in the library Simulink/Signal Routing.
Zero pole block
Figure E.30: Zero pole block
The Zero-Pole block models a system that is deﬁned with the zeros, poles, and gain of a
Laplace-domain transfer function. This block can model single-input single output (SISO) and
single-input multiple-output (SIMO) systems. The example of the Figure E.30 has the following
inputs: the zero is −1/τPLL, there are not poles and the gain is 1. This block is found in the
library Simulink/Continuous.
PID block
Figure E.31: PID block
The PID Controller is formed by the proportional, integral, and derivative gain parameters. A
ﬁrst-order pole ﬁlters the derivative action. The user can introduce these 3 gains manually. This
block is found in the library Simulink/Continuous.
Saturation block
The Saturation block imposes upper and lower limits on an input signal. In the schemes this
block have been used to avoid divide by zero because in the initial states the voltages increases
from zero. This block is found in the library Simulink/Discontinuities.
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Figure E.32: Saturation block
Power (3ph, Instantaneous) block
Figure E.33: three-phase instantaneous active and reactive powers
The Power (3ph, Instantaneous) block computes the three-phase instantaneous active power P
(in watts) and reactive power Q (in VAr) associated with a periodic set of three-phase voltages
and currents. These formulas are used to perform the calculations:





(Vb − Vc) · Ia + (Vc − Va) · Ib + (Va − Vb) · Ic
]
(E.5)
With these formulas, a current ﬂowing into an RL circuit produces a positive P and a positive
Q. The computed instantaneous reactive power is accurate only for balanced and harmonic-free
three-phase voltages and currents. The Power (3ph, Instantaneous) block is found in the library
Simscape/Power Systems/Specialized Technology/Control & Measurements/Measurements.
The rest blocks employed in the schemes are trivial such as the sum, the division, the product,
the substraction and the multiplication of matrices.
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Annex F
The code in Matlab®
F.1 Code of the simulation of the VSC converter with the DC
side modelled as a voltage source
% Fi l e Name : Parameters_DC_Side_Voltage_Source .m
% VSC conver t e r with the DC s i d e model led as a vo l tage source
c l e a r a l l
c l o s e a l l
c l c
% Parameters
tau = 0 . 0 1 ;
t a up l l = 0 . 0 045 ;
Ll = 0 . 0 054 ;
r l = 0 . 5 ;
Kp = 1 . 3 6 ;
% Data o f r e a c t i v e power r e f e r e n c e
Qref . time = [ 0 ; 0 . 3 ; 0 . 3 ; 0 . 5 ; 0 . 5 ; 0 . 8 ; 0 . 8 ; 0 . 9 ; 0 . 9 ; 1 ] ;
Qref . s i g n a l s . va lue s = [ 0 ; 0 ; −5000; −5000; 0 ; 0 ; 2000 ; 2000 ; −7000;
−7000];
% Data o f a c t i v e power r e f e r e n c e
Pre f . time = [ 0 ; 0 . 3 ; 0 . 3 ; 0 . 5 ; 0 . 5 ; 0 . 8 ; 0 . 8 ; 0 . 9 ; 0 . 9 ; 1 ] ;
Pre f . s i g n a l s . va lue s = [−3000; −3000; −6000; −6000; −1000; −1000;
−7000; −7000; −7000; −7000];
% Simulat ion and p l o t s o f d i f f e r e n t e l e c t r i c measures
% Simulat ion time
ts imul = 1 ;
% sim s imu la t e s the Simulink F i l e
sim Simulink_DC_Side_Voltage_Source
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% Plot o f r e a c t i v e power r e f e r e n c e and r e a c t i v e power
f i g u r e ( 1 ) ;
p l o t ( Qref . time , Qref . s i g n a l s . va lues , t , Qz , ' LineWidth ' , 2 ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' React ive power [VAr ] ' , ' FontSize ' , 1 4 ) ;
l egend ( 'Q_z^* ' , 'Q_z ' ) ;
% Plot o f a c t i v e power r e f e r e n c e and a c t i v e power
f i g u r e ( 2 ) ;
p l o t ( Pre f . time , Pre f . s i g n a l s . va lues , t , Pz , ' LineWidth ' , 2 ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' Act ive power [W] ' , ' FontSize ' , 1 4 ) ;
l egend ( 'P_z^* ' , 'P_z ' ) ;
% Plot o f cur r ent q r e f e r e n c e and cur rent q
f i g u r e ( 3 ) ;
p l o t ( t , i q r e f , t , iq , ' LineWidth ' , 2 ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' Current [A] ' , ' FontSize ' , 1 4 ) ;
l egend ( ' I_q^* ' , ' I_q ' ) ;
% Plot o f cur r ent d r e f e r e n c e and cur rent d
f i g u r e ( 4 ) ;
p l o t ( t , i d r e f , t , id , ' LineWidth ' , 2 ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' Current [A] ' , ' FontSize ' , 1 4 ) ;
l egend ( ' I_d^* ' , ' I_d ' ) ;
% Plot o f the t ra ck ing o f the PLL
f i g u r e ( 5 ) ;
subplot ( 2 , 1 , 1 ) ;
p l o t ( t , wreal , t , wpll , ' LineWidth ' , 2 ) ;
g r i d on ;
xlim ( [ 0 0 . 1 ] ) ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' Angular v e l o c i t y [ rad/ s ] ' , ' FontSize ' , 1 0 ) ;
l egend ( 'w_P_L_L' , 'w_r_e_a_l ' ) ;
% Plot o f the PLL e r r o r
subplot ( 2 , 1 , 2 ) ;
p l o t ( t , e r ro r , ' LineWidth ' , 2 ) ;
g r i d on ;
xlim ( [ 0 0 . 1 ] ) ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'PLL \ theta e r r o r [ rad ] ' , ' FontSize ' , 1 0 ) ;
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F.2 Code of the simulation of the VSC converter with the DC
side modelled as a current source and a capacitor
% Fi l e Name : Parameters_DC_Side_Current_Source_Capacitor .m
% VSC conver t e r with the DC s i d e model led as a cur r ent source and
% a capac i t o r
c l e a r a l l
c l o s e a l l
c l c
% Parameters
tau = 0 . 0 0 1 ;
t a up l l = 0 . 0 045 ;
Kp = 1 . 3 6 ;
Ll = 0 . 0 054 ;
r l = 0 . 5 ;
E2re f = 800^2;
Kpdc = 10 ;
% Data o f r e a c t i v e power r e f e r e n c e
Qref . time = [ 0 ; 0 . 3 ; 0 . 3 ; 0 . 5 ; 0 . 5 ; 0 . 8 ; 0 . 8 ; 0 . 9 ; 0 . 9 ; 1 ] ;
Qref . s i g n a l s . va lue s = [ 0 ; 0 ; 0 ; 0 ; −5000; −5000; −5000; −5000; 0 ; 0 ] ;
% Data o f Di rec t Current i n j e c t e d
DC. time = [ 0 ; 0 . 3 ; 0 . 3 ; 0 . 5 ; 0 . 5 ; 0 . 8 ; 0 . 8 ; 0 . 9 ; 0 . 9 ; 1 ] ;
DC. s i g n a l s . va lue s = [ 3 ; 3 ; 10 ; 10 ; 5 ; 5 ; 7 . 5 ; 7 . 5 ; 10 ; 1 0 ] ;
% Simulat ion and p l o t s o f d i f f e r e n t e l e c t r i c measures
% Simulat ion time
ts imul = 1 ;
% sim s imu la t e s the Simulink F i l e
sim Simulink_DC_Side_Current_Source_Capacitor
% Plot o f r e a c t i v e power r e f e r e n c e and r e a c t i v e power
f i g u r e ( 1 ) ;
p l o t ( Qref . time , Qref . s i g n a l s . va lues , t , Qz , ' LineWidth ' , 2 ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' React ive power [VAr ] ' , ' FontSize ' , 1 4 ) ;
l egend ( 'Q_z^* ' , 'Q_z' )
% Plot o f cur r ent q r e f e r e n c e and cur rent q
f i g u r e ( 2 ) ;
p l o t ( t , i q r e f , t , iq , ' LineWidth ' , 2 ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' Current [A] ' , ' FontSize ' , 1 4 ) ;
l egend ( ' I_q^* ' , ' I_q ' )
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% Plot o f cur r ent d r e f e r e n c e and cur rent d
f i g u r e ( 3 ) ;
p l o t ( t , i d r e f , t , id , ' LineWidth ' , 2 ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' Current [A] ' , ' FontSize ' , 1 4 ) ;
l egend ( ' I_d^* ' , ' I_d ' )
% Plot o f DC bus vo l tage r e f e r e n c e and DC bus vo l tage
f i g u r e ( 4 ) ;
p l o t ( t , Ea s t e r i s c , t , Emesurat , ' LineWidth ' , 2 ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'DC bus vo l tage [V] ' , ' FontSize ' , 1 4 ) ;
l egend ( 'E^* ' , 'E ' )
F.3 Code of the simulation of the multi-terminal HVDC grid.
Case 1: Equal proportional gains
% Fi l e Name : Parameters_multiterminal_HVDC_grid .m
% Simulat ion o f a multi−t e rmina l HVDC gr id
c l e a r a l l
c l o s e a l l
c l c
% Parameters
tau = 0 . 0 0 1 ;
t a up l l = 0 . 0 045 ;
Kp = 0 . 0017 ;
r l = 3 . 0 7 2 ;
Ll = 0 . 1956 ;
E2re f = 640000;
Vdc = 640000;
Uab = 320000;
r1 = 0 . 1 265 ;
r2 = 0 . 1 504 ;
r3 = 0 . 0 178 ;
c = 0.1616*(10^−6);
l 1 = 0.2644*(10^−3);
l 2 = 7.2865*(10^−3);
l 3 = 3.6198*(10^−3);
g = 0.1015*(10^−6);
Rg = (1/ g ) ;
Cconv = 1.5*(10^−4);
d1 = 230 ;
d2 = 75 ;
d3 = 217 ;
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Qref = 0 ;
Pinj = 500* (10^6) ;
% P r o f i l e cur r ent i n j e c t e d
I i n j . time = [ 0 ; 1 ; 1 ; 2 ] ;
I i n j . s i g n a l s . va lue s = [ 0 ; 0 ; Pinj /Vdc ; Pinj /Vdc ] ;
f i g u r e ( 1 0 0 ) ;
p l o t ( I i n j . time , I i n j . s i g n a l s . va lues , ' LineWidth ' , 2 ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' Current i n j e c t e d [A] ' , ' FontSize ' , 1 4 ) ;
% Limit va lue s
vdcrefmax = (( (5/100)*Vdc) + Vdc )/1000 ;
iqrefmax = 1340 ;
iabcre fmax = 1340 ;
iabcrefmax1 = −1340;
idrefmax = 0 ;
idcre fmax = 820 ;
vlre fmax = round ( ( ( 5 / 100 )* ( ( (Uab/ sq r t ( 3 ) )* s q r t ( 2 ) ) /1000 ) )
+(((Uab/ sq r t ( 3 ) )* s q r t ( 2 ) ) / 1 0 0 0 ) ) ;
v lre fmax1 = −(round ( ( ( 5 / 1 00 )* ( ( (Uab/ sq r t ( 3 ) )* s q r t ( 2 ) ) /1000 ) )
+(((Uab/ sq r t ( 3 ) )* s q r t ( 2 ) ) / 1 0 0 0 ) ) ) ;
vlqrefmax = 274 ;
% Simulat ions : Kpdc changes
t s imul = 2 ;
n = 0 ; % Simulat ion counter
f o r Kpdc = [55000 : 9500 : 150000]
n = n + 1 ;
% L i s t o f c o l o r s to p l o t (One c o l o r f o r each s imu la t i on )
C = { [ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , 'b ' , [ 0 . 4 0 . 3 0 . 2 ] , ' r ' ,
[ 0 . 7 0 .7 0 . 7 ] , ' g ' , ' y ' , ' c ' , 'm' , ' k ' , [ 0 . 5 0 .1 1 ] } ;
% I t s imu la t e s the Simulink F i l e
sim Simulink_multiterminal_HVDC_grid
% Data ext rac t ed o f Simulink saved in matr i ce s
kpdc_matrix ( : , n ) = Kpdc ;
vdc1_matrix ( : , n ) = vdc1 ;
vdc2_matrix ( : , n ) = vdc2 ;
vdc3_matrix ( : , n ) = vdc3 ;
vdc4_matrix ( : , n ) = vdc4 ;
iq1_matrix ( : , n ) = iq1 ;
id1_matrix ( : , n ) = id1 ;
ia1_matrix ( : , n ) = ia1 ;
ib1_matrix ( : , n ) = ib1 ;
ic1_matrix ( : , n ) = i c 1 ;
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vlq1_matrix ( : , n ) = vlq1 ;
vld1_matrix ( : , n ) = vld1 ;
vla1_matrix ( : , n ) = vla1 ;
vlb1_matrix ( : , n ) = vlb1 ;
vlc1_matrix ( : , n ) = v l c1 ;
iq2_matrix ( : , n ) = iq2 ;
id2_matrix ( : , n ) = id2 ;
ia2_matrix ( : , n ) = ia2 ;
ib2_matrix ( : , n ) = ib2 ;
ic2_matrix ( : , n ) = i c 2 ;
vlq2_matrix ( : , n ) = vlq2 ;
vld2_matrix ( : , n ) = vld2 ;
vla2_matrix ( : , n ) = vla2 ;
vlb2_matrix ( : , n ) = vlb2 ;
vlc2_matrix ( : , n ) = v l c2 ;
idc1_matrix ( : , n ) = idc1 ;
idc2_matrix ( : , n ) = idc2 ;
idc3_matrix ( : , n ) = idc3 ;
idc4_matrix ( : , n ) = idc4 ;
% The num2str func t i on conver t s
% numbers to t h e i r s t r i n g r ep r e s e n t a t i o n s .
% Var iab l e s to show in the legend
a = [ 'K_p_D_C = ' , num2str (Kpdc ) ] ;
bvdc = [ 'V_D_C_m_a_x = ' , num2str ( vdcrefmax ) , ' kV ' ] ;
c i q = [ ' i_q_m_a_x = ' , num2str ( iqrefmax ) , ' A ' ] ;
did = [ ' i_d_m_a_x = ' , num2str ( idrefmax ) , ' A ' ] ;
e i d c = [ 'I_D_C_m_a_x = ' , num2str ( idcre fmax ) , ' A ' ] ;
v lpeak = [ 'v_l_a_b_c_m_a_x = ' , num2str ( vlre fmax ) , ' kV ' ] ;
v lpeak1 = [ 'v_l_a_b_c_m_a_x = ' , num2str ( vlre fmax1 ) , ' kV ' ] ;
iabcmax = [ ' i_a_b_c_m_a_x = ' , num2str ( iabcrefmax ) , ' A ' ] ;
iabcmax1 = [ ' i_a_b_c_m_a_x = ' , num2str ( iabcrefmax1 ) , ' A ' ] ;
f v l q = [ 'v_l_q_m_a_x = ' , num2str ( vlqrefmax ) , ' kV ' ] ;
% Plot s o f the e l e c t r i c a l measures in func t i on o f the Kpdc
% DynamicLegend s e r v e s to update the legend
hold on ;
f i g u r e ( 1 ) ;
i f n == 1
hold on ;
p l o t ( t , vdcmax/1000 , ' DisplayName ' , bvdc ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , vdc1 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
hold a l l ;
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xlim ( [ 0 . 8 2 ] ) ; % Limits de l a x
g r id on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'V_D_C_1 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 2 ) ;
i f n == 1
hold on ;
p l o t ( t , vdcmax/1000 , ' DisplayName ' , bvdc ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , vdc2 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'V_D_C_2 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 3 ) ;
i f n == 1
hold on ;
p l o t ( t , vdcmax/1000 , ' DisplayName ' , bvdc ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , vdc3 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'V_D_C_3 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 4 ) ;
i f n == 1
hold on ;
p l o t ( t , vdcmax/1000 , ' DisplayName ' , bvdc ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , vdc4 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
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g r id on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'V_D_C_4 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 5 ) ;
i f n == 1
hold on ;
p l o t ( t , iqmax , ' DisplayName ' , c iq ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , abs ( iq1 ) , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' i_q_1 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 6 ) ;
i f n == 1
hold on ;
p l o t ( t , idmax , ' DisplayName ' , did ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , id1 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' i_d_1 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 7 ) ;
i f n == 1
hold on ;
p l o t ( t , iqmax , ' DisplayName ' , iabcmax ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , iqmax1 , ' DisplayName ' , iabcmax1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
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p l o t ( t , ia1 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' i_a_1 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 8 ) ;
i f n == 1
hold on ;
p l o t ( t , iqmax , ' DisplayName ' , iabcmax ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , iqmax1 , ' DisplayName ' , iabcmax1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , ib1 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' i_b_1 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 9 ) ;
i f n == 1
hold on ;
p l o t ( t , iqmax , ' DisplayName ' , iabcmax ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , iqmax1 , ' DisplayName ' , iabcmax1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , i c1 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' i_c_1 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
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f i g u r e ( 1 0 ) ;
i f n == 1
hold on ;
p l o t ( t , vlqmax , ' DisplayName ' , fv lq ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , v lq1 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' v_l_q_1 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 1 1 ) ;
p l o t ( t , abs ( vld1 /1000) , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' v_l_d_1 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 1 2 ) ;
i f n == 1
hold on ;
p l o t ( t , vlmax , ' DisplayName ' , vlpeak ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , vlmax1 , ' DisplayName ' , vlpeak1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , v la1 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' v_l_a_1 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 1 3 ) ;
i f n == 1
hold on ;
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p l o t ( t , vlmax , ' DisplayName ' , vlpeak ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , vlmax1 , ' DisplayName ' , vlpeak1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , v lb1 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' v_l_b_1 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 1 4 ) ;
i f n == 1
hold on ;
p l o t ( t , vlmax , ' DisplayName ' , vlpeak ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , vlmax1 , ' DisplayName ' , vlpeak1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , v l c1 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' v_l_c_1 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 1 5 ) ;
i f n == 1
hold on ;
p l o t ( t , iqmax , ' DisplayName ' , c iq ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , abs ( iq2 ) , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
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y l ab e l ( ' i_q_2 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 1 6 ) ;
i f n == 1
hold on ;
p l o t ( t , idmax , ' DisplayName ' , did ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , id2 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' i_d_2 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 1 7 ) ;
i f n == 1
hold on ;
p l o t ( t , iqmax , ' DisplayName ' , iabcmax ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , iqmax1 , ' DisplayName ' , iabcmax1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , ia2 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' i_a_2 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 1 8 ) ;
i f n == 1
hold on ;
p l o t ( t , iqmax , ' DisplayName ' , iabcmax ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , iqmax1 , ' DisplayName ' , iabcmax1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
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hold a l l ;
end
p lo t ( t , ib2 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' i_b_2 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 1 9 ) ;
i f n == 1
hold on ;
p l o t ( t , iqmax , ' DisplayName ' , iabcmax ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , iqmax1 , ' DisplayName ' , iabcmax1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , i c2 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' i_c_2 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 2 0 ) ;
i f n == 1
hold on ;
p l o t ( t , vlqmax , ' DisplayName ' , fv lq ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , v lq2 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' v_l_q_2 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 2 1 ) ;
p l o t ( t , abs ( vld2 /1000) , ' DisplayName ' , a ,
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' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' v_l_d_2 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 2 2 ) ;
i f n == 1
hold on ;
p l o t ( t , vlmax , ' DisplayName ' , vlpeak ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , vlmax1 , ' DisplayName ' , vlpeak1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , v la2 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' v_l_a_2 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 2 3 ) ;
i f n == 1
hold on ;
p l o t ( t , vlmax , ' DisplayName ' , vlpeak ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , vlmax1 , ' DisplayName ' , vlpeak1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , v lb2 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' v_l_b_2 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 2 4 ) ;
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i f n == 1
hold on ;
p l o t ( t , vlmax , ' DisplayName ' , vlpeak ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
hold on ;
p l o t ( t , vlmax1 , ' DisplayName ' , vlpeak1 ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , v l c2 /1000 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( ' v_l_c_2 [kV ] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 2 5 ) ;
i f n == 1
hold on ;
p l o t ( t , idcmax , ' DisplayName ' , e idc ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , idc1 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'I_D_C_1 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 2 6 ) ;
i f n == 1
hold on ;
p l o t ( t , idcmax , ' DisplayName ' , e idc ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , idc2 , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'I_D_C_2 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
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legend ( '−DynamicLegend ' ) ;
f i g u r e ( 2 7 ) ;
i f n == 1
hold on ;
p l o t ( t , idcmax , ' DisplayName ' , e idc ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , abs ( idc3 ) , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'I_D_C_3 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
f i g u r e ( 2 8 ) ;
i f n == 1
hold on ;
p l o t ( t , idcmax , ' DisplayName ' , e idc ,
' co lo r ' , [ 0 . 7 , 0 . 8 , 0 . 1 ] , ' LineWidth ' , 2 ) ;
hold a l l ;
end
p lo t ( t , abs ( idc4 ) , ' DisplayName ' , a ,
' co lo r ' , C{n} , ' LineWidth ' , 2 ) ;
xl im ( [ 0 . 8 2 ] ) ;
g r i d on ;
x l ab e l ( ' Time [ s ] ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'I_D_C_4 [A] ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
l egend ( '−DynamicLegend ' ) ;
end
F.4 Code of the simulation of the multi-terminal HVDC grid.
Case 2: Diﬀerent proportional gains
% Fi l e Name : Parameters_multiterminal_HVDC_grid_alphas .m
% Simulat ion o f a multi−t e rmina l HVDC gr id
c l e a r a l l
c l o s e a l l
c l c
% Parameters
tau = 0 . 0 0 1 ;
t a up l l = 0 . 0 045 ;
Kp = 0 . 0017 ;
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r l = 3 . 0 7 2 ;
Ll = 0 . 1 956 ;
E2re f = 640000;
Vdc = 640000;
Uab = 320000;
r1 = 0 . 1 265 ;
r2 = 0 . 1 504 ;
r3 = 0 . 0 178 ;
c = 0.1616*(10^−6);
l 1 = 0.2644*(10^−3);
l 2 = 7.2865*(10^−3);
l 3 = 3.6198*(10^−3);
g = 0.1015*(10^−6);
Rg = (1/ g ) ;
Cconv = 1.5*(10^−4);
d1 = 230 ;
d2 = 75 ;
d3 = 217 ;
Qref = 0 ;
Pinj = 500* (10^6) ;
% P r o f i l e cur r ent i n j e c t e d
I i n j . time = [ 0 ; 1 ; 1 ; 2 ] ;
I i n j . s i g n a l s . va lue s = [ 0 ; 0 ; Pinj /Vdc ; Pinj /Vdc ] ;
% Limit va lue s
vdcrefmax = ((5/100)*Vdc) + Vdc ;
iabcre fmax = 1340 ;
idcre fmax = 820 ;
vlre fmax = round ( (5/100 )* ( (Uab/ sq r t ( 3 ) )* s q r t ( 2 ) )
+((Uab/ sq r t ( 3 ) )* s q r t ( 2 ) ) ) ;
% Simulat ions : Kpdc1 and Kpdc2 changes
t s imul = 2 ;
alpha = 0 ;
Kpdc = 4000 ;
Kpdc1 = Kpdc* alpha ;
Kpdc2 = Kpdc*(1−alpha ) ;
h1 = ze ro s ( 4 , 1 ) ;
h2 = ze ro s ( 4 , 1 ) ;
h3 = ze ro s ( 4 , 1 ) ;
h4 = ze ro s ( 4 , 1 ) ;
h5 = ze ro s ( 4 , 1 ) ;
h6 = ze ro s ( 4 , 1 ) ;
h7 = ze ro s ( 4 , 1 ) ;
h8 = ze ro s ( 4 , 1 ) ;
h9 = ze ro s ( 4 , 1 ) ;
h10 = ze ro s ( 4 , 1 ) ;
h11 = ze ro s ( 4 , 1 ) ;
h12 = ze ro s ( 4 , 1 ) ;
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h13 = ze ro s ( 4 , 1 ) ;
h14 = ze ro s ( 4 , 1 ) ;
h15 = ze ro s ( 4 , 1 ) ;
h16 = ze ro s ( 4 , 1 ) ;
h17 = ze ro s ( 4 , 1 ) ;
h18 = ze ro s ( 4 , 1 ) ;
h19 = ze ro s ( 4 , 1 ) ;
h20 = ze ro s ( 4 , 1 ) ;
f o r Kpdc = [75000 : 7500 : 150000]
% I t s imu la t e s the Simulink F i l e
n = 0 ; % Simulat ion counter
f o r alpha = [ 0 : 0 . 1 : 1 ]
n = n + 1 ;
sim Simulink_multiterminal_HVDC_grid_alphas
% Kpdc1 i Kpdc2
Kpdc1 = Kpdc* alpha ;
Kpdc2 = Kpdc*(1−alpha ) ;
% Data ext rac t ed o f Simulink saved in matr i ce s
alpha_matrix ( : , n ) = alpha ;
Kpdc1_matrix ( : , n ) = Kpdc1 ;
Kpdc2_matrix ( : , n ) = Kpdc2 ;
vdc1_matrix ( : , n ) = vdc1 ;
vdc2_matrix ( : , n ) = vdc2 ;
vdc3_matrix ( : , n ) = vdc3 ;
vdc4_matrix ( : , n ) = vdc4 ;
ia1_matrix ( : , n ) = ia1 ;
ib1_matrix ( : , n ) = ib1 ;
ic1_matrix ( : , n ) = i c 1 ;
vla1_matrix ( : , n ) = vla1 ;
vlb1_matrix ( : , n ) = vlb1 ;
vlc1_matrix ( : , n ) = v l c1 ;
ia2_matrix ( : , n ) = ia2 ;
ib2_matrix ( : , n ) = ib2 ;
ic2_matrix ( : , n ) = i c 2 ;
vla2_matrix ( : , n ) = vla2 ;
vlb2_matrix ( : , n ) = vlb2 ;
vlc2_matrix ( : , n ) = v l c2 ;
idc1_matrix ( : , n ) = idc1 ;
idc2_matrix ( : , n ) = idc2 ;
idc3_matrix ( : , n ) = idc3 ;
idc4_matrix ( : , n ) = idc4 ;
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% Plot s o f the e l e c t r i c a l measures in func t i on o f the Kpdc
% DynamicLegend s e r v e s to update the legend
hold on ;
f i g u r e ( 1 ) ;
i f max( abs ( vdc1_matrix (99996 : 129996 , n ) ) ) < vdcrefmax
&& max( abs ( vdc1_matrix (129997 : 200001 , n ) ) ) < vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h1 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc1_matrix (99996 : 129996 , n ) ) ) > vdcrefmax
&& max( abs ( vdc1_matrix (129997 : 200001 , n ) ) ) < vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h1 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc1_matrix (99996 : 129996 , n ) ) ) < vdcrefmax
&& max( abs ( vdc1_matrix (129997 : 200001 , n ) ) ) > vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h1 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc1_matrix (99996 : 129996 , n ) ) ) > vdcrefmax
&& max( abs ( vdc1_matrix (129997 : 200001 , n ) ) ) > vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h1 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( 'V_D_C_1' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 2 ) ;
i f max( abs ( vdc2_matrix (99996 : 129996 , n ) ) ) < vdcrefmax
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&& max( abs ( vdc2_matrix (129997 : 200001 , n ) ) ) < vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h2 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc2_matrix (99996 : 129996 , n ) ) ) > vdcrefmax
&& max( abs ( vdc2_matrix (129997 : 200001 , n ) ) ) < vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h2 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc2_matrix (99996 : 129996 , n ) ) ) < vdcrefmax
&& max( abs ( vdc2_matrix (129997 : 200001 , n ) ) ) > vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h2 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc2_matrix (99996 : 129996 , n ) ) ) > vdcrefmax
&& max( abs ( vdc2_matrix (129997 : 200001 , n ) ) ) > vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h2 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( 'V_D_C_2' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 3 ) ;
i f max( abs ( vdc3_matrix (99996 : 129996 , n ) ) ) < vdcrefmax
&& max( abs ( vdc3_matrix (129997 : 200001 , n ) ) ) < vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h3 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
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hold a l l ;
e l s e i f max( abs ( vdc3_matrix (99996 : 129996 , n ) ) ) > vdcrefmax
&& max( abs ( vdc3_matrix (129997 : 200001 , n ) ) ) < vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h3 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc3_matrix (99996 : 129996 , n ) ) ) < vdcrefmax
&& max( abs ( vdc3_matrix (129997 : 200001 , n ) ) ) > vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h3 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc3_matrix (99996 : 129996 , n ) ) ) > vdcrefmax
&& max( abs ( vdc3_matrix (129997 : 200001 , n ) ) ) > vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h3 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( 'V_D_C_3' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 4 ) ;
i f max( abs ( vdc4_matrix (99996 : 129996 , n ) ) ) < vdcrefmax
&& max( abs ( vdc4_matrix (129997 : 200001 , n ) ) ) < vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h4 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc4_matrix (99996 : 129996 , n ) ) ) > vdcrefmax
&& max( abs ( vdc4_matrix (129997 : 200001 , n ) ) ) < vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
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h4 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc4_matrix (99996 : 129996 , n ) ) ) < vdcrefmax
&& max( abs ( vdc4_matrix (129997 : 200001 , n ) ) ) > vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h4 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vdc4_matrix (99996 : 129996 , n ) ) ) > vdcrefmax
&& max( abs ( vdc4_matrix (129997 : 200001 , n ) ) ) > vdcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h4 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( 'V_D_C_4' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 5 ) ;
i f max( abs ( ia1_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ia1_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h5 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ia1_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ia1_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h5 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ia1_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ia1_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
hold on ;
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p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h5 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ia1_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ia1_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h5 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' i_a_1 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 6 ) ;
i f max( abs ( ib1_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ib1_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h6 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ib1_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ib1_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h6 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ib1_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ib1_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' , ' markers ize ' ,
5 , ' LineWidth ' , 2 ) ;
h6 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' , ' markers ize ' ,
5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ib1_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ib1_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
260 Control and Simulation of Power Converters for HVDC Grids
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' , ' markers ize ' ,
5 , ' LineWidth ' , 2 ) ;
h6 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' , ' markers ize ' ,
5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' i_b_1 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 7 ) ;
i f max( abs ( ic1_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ic1_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' , ' markers ize ' ,
5 , ' LineWidth ' , 2 ) ;
h7 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' , ' markers ize ' ,
5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ic1_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ic1_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h7 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ic1_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ic1_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h7 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ic1_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ic1_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h7 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
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g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' i_c_1 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 8 ) ;
i f max( abs ( vla1_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vla1_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h8 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vla1_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vla1_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h8 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vla1_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vla1_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h8 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vla1_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vla1_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h8 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' v_l_a_1 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 9 ) ;
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i f max( abs ( vlb1_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vlb1_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h9 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlb1_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vlb1_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h9 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlb1_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vlb1_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h9 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlb1_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vlb1_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h9 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' v_l_b_1 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 1 0 ) ;
i f max( abs ( vlc1_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vlc1_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h10 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
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hold a l l ;
e l s e i f max( abs ( vlc1_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vlc1_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h10 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlc1_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vlc1_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h10 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlc1_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vlc1_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h10 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' v_l_c_1 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 1 1 ) ;
i f max( abs ( ia2_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ia2_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h11 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ia2_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ia2_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
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h11 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ia2_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ia2_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h11 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ia2_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ia2_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h11 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' i_a_2 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 1 2 ) ;
i f max( abs ( ib2_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ib2_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h12 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ib2_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ib2_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h12 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ib2_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ib2_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
hold on ;
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p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h12 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ib2_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ib2_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h12 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' i_b_2 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 1 3 ) ;
i f max( abs ( ic2_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ic2_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h13 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ic2_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ic2_matrix (129997 : 200001 , n ) ) ) < iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h13 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ic2_matrix (99996 : 129996 , n ) ) ) < iabcrefmax
&& max( abs ( ic2_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h13 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( ic2_matrix (99996 : 129996 , n ) ) ) > iabcrefmax
&& max( abs ( ic2_matrix (129997 : 200001 , n ) ) ) > iabcrefmax
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hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h13 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' i_c_2 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 1 4 ) ;
i f max( abs ( vla2_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vla2_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h14 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vla2_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vla2_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h14 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vla2_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vla2_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h14 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vla2_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vla2_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h14 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
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g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' v_l_a_2 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 1 5 ) ;
i f max( abs ( vlb2_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vlb2_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h15 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlb2_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vlb2_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h15 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlb2_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vlb2_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h15 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlb2_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vlb2_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h15 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' v_l_b_2 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 1 6 ) ;
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i f max( abs ( vlc2_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vlc2_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h16 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlc2_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vlc2_matrix (129997 : 200001 , n ) ) ) < vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h16 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlc2_matrix (99996 : 129996 , n ) ) ) < vlre fmax
&& max( abs ( vlc2_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h16 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( vlc2_matrix (99996 : 129996 , n ) ) ) > vlre fmax
&& max( abs ( vlc2_matrix (129997 : 200001 , n ) ) ) > vlre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h16 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( ' v_l_c_2 ' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 1 7 ) ;
i f max( abs ( idc1_matrix (99996 : 129996 , n ) ) ) < idcre fmax
&& max( abs ( idc1_matrix (129997 : 200001 , n ) ) ) < idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h17 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
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hold a l l ;
e l s e i f max( abs ( idc1_matrix (99996 : 129996 , n ) ) ) > idcre fmax
&& max( abs ( idc1_matrix (129997 : 200001 , n ) ) ) < idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h17 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc1_matrix (99996 : 129996 , n ) ) ) < idcre fmax
&& max( abs ( idc1_matrix (129997 : 200001 , n ) ) ) > idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h17 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc1_matrix (99996 : 129996 , n ) ) ) > idcre fmax
&& max( abs ( idc1_matrix (129997 : 200001 , n ) ) ) > idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h17 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( 'I_D_C_1' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 1 8 ) ;
i f max( abs ( idc2_matrix (99996 : 129996 , n ) ) ) < idcre fmax
&& max( abs ( idc2_matrix (129997 : 200001 , n ) ) ) < idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h18 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc2_matrix (99996 : 129996 , n ) ) ) > idcre fmax
&& max( abs ( idc2_matrix (129997 : 200001 , n ) ) ) < idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
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h18 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc2_matrix (99996 : 129996 , n ) ) ) < idcre fmax
&& max( abs ( idc2_matrix (129997 : 200001 , n ) ) ) > idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' , ' markers ize ' ,
5 , ' LineWidth ' , 2 ) ;
h18 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' , ' markers ize ' ,
5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc2_matrix (99996 : 129996 , n ) ) ) > idcre fmax
&& max( abs ( idc2_matrix (129997 : 200001 , n ) ) ) > idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h18 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( 'I_D_C_2' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 1 9 ) ;
i f max( abs ( idc3_matrix (99996 : 129996 , n ) ) ) < idcre fmax
&& max( abs ( idc3_matrix (129997 : 200001 , n ) ) ) < idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h19 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc3_matrix (99996 : 129996 , n ) ) ) > idcre fmax
&& max( abs ( idc3_matrix (129997 : 200001 , n ) ) ) < idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h19 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc3_matrix (99996 : 129996 , n ) ) ) < idcre fmax
&& max( abs ( idc3_matrix (129997 : 200001 , n ) ) ) > idcre fmax
hold on ;
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p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h19 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc3_matrix (99996 : 129996 , n ) ) ) > idcre fmax
&& max( abs ( idc3_matrix (129997 : 200001 , n ) ) ) > idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h19 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( 'I_D_C_3' , ' FontSize ' , 1 4 ) ;
hold a l l ;
f i g u r e ( 2 0 ) ;
i f max( abs ( idc4_matrix (99996 : 129996 , n ) ) ) < idcre fmax
&& max( abs ( idc4_matrix (129997 : 200001 , n ) ) ) < idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h20 (1 ) = p lo t (Kpdc1 , Kpdc2 , ' g ^ ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc4_matrix (99996 : 129996 , n ) ) ) > idcre fmax
&& max( abs ( idc4_matrix (129997 : 200001 , n ) ) ) < idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h20 (2 ) = p lo t (Kpdc1 , Kpdc2 , ' co lo r ' ,
[ 0 . 8 5 00 , 0 .3250 , 0 . 0 9 80 ] , ' l i n e s t y l e ' , ' none ' ,
' marker ' , ' o ' , ' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc4_matrix (99996 : 129996 , n ) ) ) < idcre fmax
&& max( abs ( idc4_matrix (129997 : 200001 , n ) ) ) > idcre fmax
hold on ;
p l o t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h20 (3 ) = p lo t (Kpdc1 , Kpdc2 , ' cs ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
e l s e i f max( abs ( idc4_matrix (99996 : 129996 , n ) ) ) > idcre fmax
&& max( abs ( idc4_matrix (129997 : 200001 , n ) ) ) > idcre fmax
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hold on ;
p l o t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
h20 (4 ) = p lo t (Kpdc1 , Kpdc2 , ' rx ' ,
' markers ize ' , 5 , ' LineWidth ' , 2 ) ;
hold a l l ;
end
g r id on ;
x l ab e l ( 'K_p_D_C_1 (W/V) ' , ' FontSize ' , 1 4 ) ;
y l ab e l ( 'K_p_D_C_2 (W/V) ' , ' FontSize ' , 1 4 ) ;
t i t l e ( 'I_D_C_4' , ' FontSize ' , 1 4 ) ;
hold a l l ;
end
end
f i g u r e (1 )
hold a l l ;
i f h1 (1 ) == 0 && h1 (2) == 0 && h1 (3) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h1 (1 ) == 0 && h1 (3) == 0 && h1 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h1 (2 ) == 0 && h1 (3) == 0 && h1 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h1 (1 ) == 0 && h1 (2) == 0 && h1 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h1 (1 ) == 0 && h1 (2) == 0
legend ( h1 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h1 (1 ) == 0 && h1 (3) == 0
legend ( h1 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h1 (1 ) == 0 && h1 (4) == 0
legend ( h1 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h1 (2 ) == 0 && h1 (3) == 0
legend ( h1 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h1 (2 ) == 0 && h1 (4) == 0
legend ( h1 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h1 (3 ) == 0 && h1 (4) == 0
legend ( h1 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h1 (1 ) == 0
legend ( h1 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h1 (2 ) == 0
legend ( h1 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h1 (3 ) == 0
legend ( h1 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h1 (4 ) == 0
legend ( h1 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
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e l s e
legend (h1 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (2 )
hold a l l ;
i f h2 (1 ) == 0 && h2 (2) == 0 && h2 (3) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h2 (1 ) == 0 && h2 (3) == 0 && h2 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h2 (2 ) == 0 && h2 (3) == 0 && h2 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h2 (1 ) == 0 && h2 (2) == 0 && h2 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h2 (1 ) == 0 && h2 (2) == 0
legend ( h2 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h2 (1 ) == 0 && h2 (3) == 0
legend ( h2 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h2 (1 ) == 0 && h2 (4) == 0
legend ( h2 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h2 (2 ) == 0 && h2 (3) == 0
legend ( h2 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h2 (2 ) == 0 && h2 (4) == 0
legend ( h2 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h2 (3 ) == 0 && h2 (4) == 0
legend ( h2 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h2 (1 ) == 0
legend ( h2 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h2 (2 ) == 0
legend ( h2 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h2 (3 ) == 0
legend ( h2 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h2 (4 ) == 0
legend ( h2 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend (h2 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (3 )
hold a l l ;
i f h3 (1 ) == 0 && h3 (2) == 0 && h3 (3) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h3 (1 ) == 0 && h3 (3) == 0 && h3 (4) == 0
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legend ( ' a s s and natr ' ) ;
e l s e i f h3 (2 ) == 0 && h3 (3) == 0 && h3 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h3 (1 ) == 0 && h3 (2) == 0 && h3 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h3 (1 ) == 0 && h3 (2) == 0
legend ( h3 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h3 (1 ) == 0 && h3 (3) == 0
legend ( h3 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h3 (1 ) == 0 && h3 (4) == 0
legend ( h3 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h3 (2 ) == 0 && h3 (3) == 0
legend ( h3 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h3 (2 ) == 0 && h3 (4) == 0
legend ( h3 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h3 (3 ) == 0 && h3 (4) == 0
legend ( h3 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h3 (1 ) == 0
legend ( h3 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h3 (2 ) == 0
legend ( h3 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h3 (3 ) == 0
legend ( h3 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h3 (4 ) == 0
legend ( h3 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend (h3 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (4 )
hold a l l ;
i f h4 (1 ) == 0 && h4 (2) == 0 && h4 (3) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h4 (1 ) == 0 && h4 (3) == 0 && h4 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h4 (2 ) == 0 && h4 (3) == 0 && h4 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h4 (1 ) == 0 && h4 (2) == 0 && h4 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h4 (1 ) == 0 && h4 (2) == 0
legend ( h4 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h4 (1 ) == 0 && h4 (3) == 0
legend ( h4 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h4 (1 ) == 0 && h4 (4) == 0
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legend ( h4 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h4 (2 ) == 0 && h4 (3) == 0
legend ( h4 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h4 (2 ) == 0 && h4 (4) == 0
legend ( h4 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h4 (3 ) == 0 && h4 (4) == 0
legend ( h4 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h4 (1 ) == 0
legend ( h4 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h4 (2 ) == 0
legend ( h4 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h4 (3 ) == 0
legend ( h4 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h4 (4 ) == 0
legend ( h4 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend (h4 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (5 )
hold a l l ;
i f h5 (1 ) == 0 && h5 (2) == 0 && h5 (3) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h5 (1 ) == 0 && h5 (3) == 0 && h5 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h5 (2 ) == 0 && h5 (3) == 0 && h5 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h5 (1 ) == 0 && h5 (2) == 0 && h5 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h5 (1 ) == 0 && h5 (2) == 0
legend ( h5 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h5 (1 ) == 0 && h5 (3) == 0
legend ( h5 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h5 (1 ) == 0 && h5 (4) == 0
legend ( h5 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h5 (2 ) == 0 && h5 (3) == 0
legend ( h5 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h5 (2 ) == 0 && h5 (4) == 0
legend ( h5 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h5 (3 ) == 0 && h5 (4) == 0
legend ( h5 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h5 (1 ) == 0
legend ( h5 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
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e l s e i f h5 (2 ) == 0
legend ( h5 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h5 (3 ) == 0
legend ( h5 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h5 (4 ) == 0
legend ( h5 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend (h5 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (6 )
hold a l l ;
i f h6 (1 ) == 0 && h6 (2) == 0 && h6 (3) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h6 (1 ) == 0 && h6 (3) == 0 && h6 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h6 (2 ) == 0 && h6 (3) == 0 && h6 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h6 (1 ) == 0 && h6 (2) == 0 && h6 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h6 (1 ) == 0 && h6 (2) == 0
legend ( h6 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h6 (1 ) == 0 && h6 (3) == 0
legend ( h6 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h6 (1 ) == 0 && h6 (4) == 0
legend ( h6 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h6 (2 ) == 0 && h6 (3) == 0
legend ( h6 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h6 (2 ) == 0 && h6 (4) == 0
legend ( h6 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h6 (3 ) == 0 && h6 (4) == 0
legend ( h6 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h6 (1 ) == 0
legend ( h6 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h6 (2 ) == 0
legend ( h6 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h6 (3 ) == 0
legend ( h6 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h6 (4 ) == 0
legend ( h6 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
Control and Simulation of Power Converters for HVDC grids 277
legend (h6 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (7 )
hold a l l ;
i f h7 (1 ) == 0 && h7 (2) == 0 && h7 (3) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h7 (1 ) == 0 && h7 (3) == 0 && h7 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h7 (2 ) == 0 && h7 (3) == 0 && h7 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h7 (1 ) == 0 && h7 (2) == 0 && h7 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h7 (1 ) == 0 && h7 (2) == 0
legend ( h7 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h7 (1 ) == 0 && h7 (3) == 0
legend ( h7 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h7 (1 ) == 0 && h7 (4) == 0
legend ( h7 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h7 (2 ) == 0 && h7 (3) == 0
legend ( h7 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h7 (2 ) == 0 && h7 (4) == 0
legend ( h7 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h7 (3 ) == 0 && h7 (4) == 0
legend ( h7 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h7 (1 ) == 0
legend ( h7 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h7 (2 ) == 0
legend ( h7 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h7 (3 ) == 0
legend ( h7 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h7 (4 ) == 0
legend ( h7 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend (h7 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (8 )
hold a l l ;
i f h8 (1 ) == 0 && h8 (2) == 0 && h8 (3) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h8 (1 ) == 0 && h8 (3) == 0 && h8 (4) == 0
legend ( ' a s s and natr ' ) ;
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e l s e i f h8 (2 ) == 0 && h8 (3) == 0 && h8 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h8 (1 ) == 0 && h8 (2) == 0 && h8 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h8 (1 ) == 0 && h8 (2) == 0
legend ( h8 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h8 (1 ) == 0 && h8 (3) == 0
legend ( h8 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h8 (1 ) == 0 && h8 (4) == 0
legend ( h8 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h8 (2 ) == 0 && h8 (3) == 0
legend ( h8 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h8 (2 ) == 0 && h8 (4) == 0
legend ( h8 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h8 (3 ) == 0 && h8 (4) == 0
legend ( h8 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h8 (1 ) == 0
legend ( h8 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h8 (2 ) == 0
legend ( h8 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h8 (3 ) == 0
legend ( h8 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h8 (4 ) == 0
legend ( h8 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend (h8 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (9 )
hold a l l ;
i f h9 (1 ) == 0 && h9 (2) == 0 && h9 (3) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h9 (1 ) == 0 && h9 (3) == 0 && h9 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h9 (2 ) == 0 && h9 (3) == 0 && h9 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h9 (1 ) == 0 && h9 (2) == 0 && h9 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h9 (1 ) == 0 && h9 (2) == 0
legend ( h9 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h9 (1 ) == 0 && h9 (3) == 0
legend ( h9 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h9 (1 ) == 0 && h9 (4) == 0
legend ( h9 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
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e l s e i f h9 (2 ) == 0 && h9 (3) == 0
legend ( h9 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h9 (2 ) == 0 && h9 (4) == 0
legend ( h9 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h9 (3 ) == 0 && h9 (4) == 0
legend ( h9 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h9 (1 ) == 0
legend ( h9 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h9 (2 ) == 0
legend ( h9 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h9 (3 ) == 0
legend ( h9 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h9 (4 ) == 0
legend ( h9 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend (h9 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (10)
hold a l l ;
i f h10 (1 ) == 0 && h10 (2) == 0 && h10 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h10 (1 ) == 0 && h10 (3 ) == 0 && h10 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h10 (2 ) == 0 && h10 (3 ) == 0 && h10 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h10 (1 ) == 0 && h10 (2 ) == 0 && h10 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h10 (1 ) == 0 && h10 (2 ) == 0
legend ( h10 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h10 (1 ) == 0 && h10 (3 ) == 0
legend ( h10 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h10 (1 ) == 0 && h10 (4 ) == 0
legend ( h10 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h10 (2 ) == 0 && h10 (3 ) == 0
legend ( h10 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h10 (2 ) == 0 && h10 (4 ) == 0
legend ( h10 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h10 (3 ) == 0 && h10 (4 ) == 0
legend ( h10 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h10 (1 ) == 0
legend ( h10 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h10 (2 ) == 0
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legend ( h10 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h10 (3 ) == 0
legend ( h10 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h10 (4 ) == 0
legend ( h10 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h10 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (11)
hold a l l ;
i f h11 (1 ) == 0 && h11 (2) == 0 && h11 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h11 (1 ) == 0 && h11 (3 ) == 0 && h11 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h11 (2 ) == 0 && h11 (3 ) == 0 && h11 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h11 (1 ) == 0 && h11 (2 ) == 0 && h11 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h11 (1 ) == 0 && h11 (2 ) == 0
legend ( h11 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h11 (1 ) == 0 && h11 (3 ) == 0
legend ( h11 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h11 (1 ) == 0 && h11 (4 ) == 0
legend ( h11 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h11 (2 ) == 0 && h11 (3 ) == 0
legend ( h11 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h11 (2 ) == 0 && h11 (4 ) == 0
legend ( h11 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h11 (3 ) == 0 && h11 (4 ) == 0
legend ( h11 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h11 (1 ) == 0
legend ( h11 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h11 (2 ) == 0
legend ( h11 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h11 (3 ) == 0
legend ( h11 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h11 (4 ) == 0
legend ( h11 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h11 , ' a s s and atr ' , ' a s s and natr ' ,
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' nass and atr ' , ' nass and natr ' )
end
f i g u r e (12)
hold a l l ;
i f h12 (1 ) == 0 && h12 (2) == 0 && h12 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h12 (1 ) == 0 && h12 (3 ) == 0 && h12 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h12 (2 ) == 0 && h12 (3 ) == 0 && h12 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h12 (1 ) == 0 && h12 (2 ) == 0 && h12 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h12 (1 ) == 0 && h12 (2 ) == 0
legend ( h12 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h12 (1 ) == 0 && h12 (3 ) == 0
legend ( h12 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h12 (1 ) == 0 && h12 (4 ) == 0
legend ( h12 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h12 (2 ) == 0 && h12 (3 ) == 0
legend ( h12 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h12 (2 ) == 0 && h12 (4 ) == 0
legend ( h12 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h12 (3 ) == 0 && h12 (4 ) == 0
legend ( h12 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h12 (1 ) == 0
legend ( h12 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h12 (2 ) == 0
legend ( h12 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h12 (3 ) == 0
legend ( h12 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h12 (4 ) == 0
legend ( h12 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h12 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (13)
hold a l l ;
i f h13 (1 ) == 0 && h13 (2) == 0 && h13 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h13 (1 ) == 0 && h13 (3 ) == 0 && h13 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h13 (2 ) == 0 && h13 (3 ) == 0 && h13 (4) == 0
282 Control and Simulation of Power Converters for HVDC Grids
legend ( ' a s s and atr ' ) ;
e l s e i f h13 (1 ) == 0 && h13 (2 ) == 0 && h13 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h13 (1 ) == 0 && h13 (2 ) == 0
legend ( h13 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h13 (1 ) == 0 && h13 (3 ) == 0
legend ( h13 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h13 (1 ) == 0 && h13 (4 ) == 0
legend ( h13 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h13 (2 ) == 0 && h13 (3 ) == 0
legend ( h13 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h13 (2 ) == 0 && h13 (4 ) == 0
legend ( h13 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h13 (3 ) == 0 && h13 (4 ) == 0
legend ( h13 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h13 (1 ) == 0
legend ( h13 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h13 (2 ) == 0
legend ( h13 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h13 (3 ) == 0
legend ( h13 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h13 (4 ) == 0
legend ( h13 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h13 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (14)
hold a l l ;
i f h14 (1 ) == 0 && h14 (2) == 0 && h14 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h14 (1 ) == 0 && h14 (3 ) == 0 && h14 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h14 (2 ) == 0 && h14 (3 ) == 0 && h14 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h14 (1 ) == 0 && h14 (2 ) == 0 && h14 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h14 (1 ) == 0 && h14 (2 ) == 0
legend ( h14 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h14 (1 ) == 0 && h14 (3 ) == 0
legend ( h14 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h14 (1 ) == 0 && h14 (4 ) == 0
legend ( h14 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h14 (2 ) == 0 && h14 (3 ) == 0
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legend ( h14 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h14 (2 ) == 0 && h14 (4 ) == 0
legend ( h14 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h14 (3 ) == 0 && h14 (4 ) == 0
legend ( h14 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h14 (1 ) == 0
legend ( h14 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h14 (2 ) == 0
legend ( h14 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h14 (3 ) == 0
legend ( h14 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h14 (4 ) == 0
legend ( h14 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h14 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (15)
hold a l l ;
i f h15 (1 ) == 0 && h15 (2) == 0 && h15 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h15 (1 ) == 0 && h15 (3 ) == 0 && h15 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h15 (2 ) == 0 && h15 (3 ) == 0 && h15 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h15 (1 ) == 0 && h15 (2 ) == 0 && h15 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h15 (1 ) == 0 && h15 (2 ) == 0
legend ( h15 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h15 (1 ) == 0 && h15 (3 ) == 0
legend ( h15 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h15 (1 ) == 0 && h15 (4 ) == 0
legend ( h15 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h15 (2 ) == 0 && h15 (3 ) == 0
legend ( h15 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h15 (2 ) == 0 && h15 (4 ) == 0
legend ( h15 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h15 (3 ) == 0 && h15 (4 ) == 0
legend ( h15 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h15 (1 ) == 0
legend ( h15 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h15 (2 ) == 0
legend ( h15 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
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' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h15 (3 ) == 0
legend ( h15 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h15 (4 ) == 0
legend ( h15 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h15 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (16)
hold a l l ;
i f h16 (1 ) == 0 && h16 (2) == 0 && h16 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h16 (1 ) == 0 && h16 (3 ) == 0 && h16 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h16 (2 ) == 0 && h16 (3 ) == 0 && h16 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h16 (1 ) == 0 && h16 (2 ) == 0 && h16 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h16 (1 ) == 0 && h16 (2 ) == 0
legend ( h16 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h16 (1 ) == 0 && h16 (3 ) == 0
legend ( h16 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h16 (1 ) == 0 && h16 (4 ) == 0
legend ( h16 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h16 (2 ) == 0 && h16 (3 ) == 0
legend ( h16 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h16 (2 ) == 0 && h16 (4 ) == 0
legend ( h16 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h16 (3 ) == 0 && h16 (4 ) == 0
legend ( h16 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h16 (1 ) == 0
legend ( h16 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h16 (2 ) == 0
legend ( h16 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h16 (3 ) == 0
legend ( h16 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h16 (4 ) == 0
legend ( h16 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h16 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
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end
f i g u r e (17)
hold a l l ;
i f h17 (1 ) == 0 && h17 (2) == 0 && h17 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h17 (1 ) == 0 && h17 (3 ) == 0 && h17 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h17 (2 ) == 0 && h17 (3 ) == 0 && h17 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h17 (1 ) == 0 && h17 (2 ) == 0 && h17 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h17 (1 ) == 0 && h17 (2 ) == 0
legend ( h17 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h17 (1 ) == 0 && h17 (3 ) == 0
legend ( h17 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h17 (1 ) == 0 && h17 (4 ) == 0
legend ( h17 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h17 (2 ) == 0 && h17 (3 ) == 0
legend ( h17 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h17 (2 ) == 0 && h17 (4 ) == 0
legend ( h17 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h17 (3 ) == 0 && h17 (4 ) == 0
legend ( h17 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h17 (1 ) == 0
legend ( h17 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h17 (2 ) == 0
legend ( h17 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h17 (3 ) == 0
legend ( h17 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h17 (4 ) == 0
legend ( h17 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h17 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (18)
hold a l l ;
i f h18 (1 ) == 0 && h18 (2) == 0 && h18 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h18 (1 ) == 0 && h18 (3 ) == 0 && h18 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h18 (2 ) == 0 && h18 (3 ) == 0 && h18 (4) == 0
legend ( ' a s s and atr ' ) ;
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e l s e i f h18 (1 ) == 0 && h18 (2 ) == 0 && h18 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h18 (1 ) == 0 && h18 (2 ) == 0
legend ( h18 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h18 (1 ) == 0 && h18 (3 ) == 0
legend ( h18 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h18 (1 ) == 0 && h18 (4 ) == 0
legend ( h18 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h18 (2 ) == 0 && h18 (3 ) == 0
legend ( h18 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h18 (2 ) == 0 && h18 (4 ) == 0
legend ( h18 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h18 (3 ) == 0 && h18 (4 ) == 0
legend ( h18 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h18 (1 ) == 0
legend ( h18 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h18 (2 ) == 0
legend ( h18 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h18 (3 ) == 0
legend ( h18 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h18 (4 ) == 0
legend ( h18 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h18 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (19)
hold a l l ;
i f h19 (1 ) == 0 && h19 (2) == 0 && h19 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h19 (1 ) == 0 && h19 (3 ) == 0 && h19 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h19 (2 ) == 0 && h19 (3 ) == 0 && h19 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h19 (1 ) == 0 && h19 (2 ) == 0 && h19 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h19 (1 ) == 0 && h19 (2 ) == 0
legend ( h19 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h19 (1 ) == 0 && h19 (3 ) == 0
legend ( h19 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h19 (1 ) == 0 && h19 (4 ) == 0
legend ( h19 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h19 (2 ) == 0 && h19 (3 ) == 0
legend ( h19 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
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e l s e i f h19 (2 ) == 0 && h19 (4 ) == 0
legend ( h19 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h19 (3 ) == 0 && h19 (4 ) == 0
legend ( h19 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h19 (1 ) == 0
legend ( h19 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h19 (2 ) == 0
legend ( h19 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h19 (3 ) == 0
legend ( h19 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h19 (4 ) == 0
legend ( h19 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h19 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
f i g u r e (20)
hold a l l ;
i f h20 (1 ) == 0 && h20 (2) == 0 && h20 (3 ) == 0
legend ( ' nass and natr ' ) ;
e l s e i f h20 (1 ) == 0 && h20 (3 ) == 0 && h20 (4) == 0
legend ( ' a s s and natr ' ) ;
e l s e i f h20 (2 ) == 0 && h20 (3 ) == 0 && h20 (4) == 0
legend ( ' a s s and atr ' ) ;
e l s e i f h20 (1 ) == 0 && h20 (2 ) == 0 && h20 (4) == 0
legend ( ' nass and atr ' ) ;
e l s e i f h20 (1 ) == 0 && h20 (2 ) == 0
legend ( h20 ( [ 3 4 ] ) , ' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h20 (1 ) == 0 && h20 (3 ) == 0
legend ( h20 ( [ 2 4 ] ) , ' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h20 (1 ) == 0 && h20 (4 ) == 0
legend ( h20 ( [ 2 3 ] ) , ' a s s and natr ' , ' nass and atr ' ) ;
e l s e i f h20 (2 ) == 0 && h20 (3 ) == 0
legend ( h20 ( [ 1 4 ] ) , ' a s s and atr ' , ' nass and natr ' ) ;
e l s e i f h20 (2 ) == 0 && h20 (4 ) == 0
legend ( h20 ( [ 1 3 ] ) , ' a s s and atr ' , ' nass and atr ' ) ;
e l s e i f h20 (3 ) == 0 && h20 (4 ) == 0
legend ( h20 ( [ 1 2 ] ) , ' a s s and atr ' , ' a s s and natr ' ) ;
e l s e i f h20 (1 ) == 0
legend ( h20 ( [ 2 3 4 ] ) , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' ) ;
e l s e i f h20 (2 ) == 0
legend ( h20 ( [ 1 3 4 ] ) , ' a s s and atr ' ,
' nass and atr ' , ' nass and natr ' ) ;
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e l s e i f h20 (3 ) == 0
legend ( h20 ( [ 1 2 4 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and natr ' ) ;
e l s e i f h20 (4 ) == 0
legend ( h20 ( [ 1 2 3 ] ) , ' a s s and atr ' ,
' a s s and natr ' , ' nass and atr ' ) ;
e l s e
legend ( h20 , ' a s s and atr ' , ' a s s and natr ' ,
' nass and atr ' , ' nass and natr ' )
end
